Block Diagram

FCC ID: XPYANNAB1

Block Diagram

Download: PDF
FCCID_4025338

ANNA-B112 Block diagram 1.3 V Nordic Semiconductor Antenna nRF52832 System VCC (1.7 - 3.6 V) DC/DC and LDO regulators power Internal Antenna pin Cryptographic Reset hardware accelerators UART Arm Cortex-M4 Antenna pin GPIO RF BLE baseband IO Buffers SPI I2C 512 kB Flash I2S PWM 64 kB RAM ADC and Analog RTC comparator NFC PLL PLL Passive NFC tag 32 MHz 32.768 kHz Figure 1: Block diagram of ANNA-B112 The ANNA-B112 SiP module has an integrated antenna mounted on the substrate. The RF signal pin can either be connected directly to the adjacent antenna pin and use the internal antenna or routed to an external antenna or antenna connector. The module does not have its own low power oscillator (LPO) and depending on the power supply requirement, you could connect an external LPO crystal or oscillator.


Document Created: 2018-09-18 09:57:29
Document Modified: 2018-09-18 09:57:29
© 2024 FCC.report
This site is not affiliated with or endorsed by the FCC