Block Diagram

FCC ID: V7TN60

Block Diagram

Download: PDF
FCCID_1764410

5 4 3 2 1 Block Diagram TENDA 1 Block Diagram 2. PCB Layer Definition FR9886 FS1117 D D Top Step-Down DC 5V/1A DC 3.3V LDO DC 1.8V 1 Traces Regulator Inner 1 DC 2 GND 12V/2A Inner 2 3 PWR 待定 FR9808 Bottom 4 Traces Step-Down DC 3.3V/4A Regulator 25MHz XTAL GSS5509A Inter DC Transformer DC 3.3V Regulator 1.20V LAN1~4 + MOS + 2 1X2 Inductance B772 C DC 3.3V Inter DC 2.5V BCM53125S C Regulator G3601DG + PNP DC 3.3V 1 Transforner DC 3.3V WAN DC 1.8V GSS5509A Inter DC RGMII G1801DG DC 3.3V Regulator 1.25V/3.5A + MOS + Inductance DC 5V/1A Inter POR Reset USB Interface Option MIC2025 USB2.0 Reset W9751G6JB BCM47186 Inter PA0 AS179 DP2012 B B DC 1.8V DDR2 TX Out 2.4GHz TX0 SPDT Antenna 0 32Mx16bit Diplexer Switch Connector 2.4GHz RX0 MX25L6406E SPI SPI DC 3.3V FLASH 8MB 2.4GHz RX1 AS179 DP2012 3. PCB Interface Definition Inter PA1 SPDT Antenna 1 Diplexer 20MHz TX Out 2.4GHz TX1 Switch Connector XTAL IPTV LAN1 LAN2 LAN3 2.4G USB WAN WPS PQWER/SYS 5G HSIC GW2168 Inter PA0 TX Out 5GHz TX0 DC 1.25V SPDT 5GHz RX0 Switch N60 DC 3.3V BCM43236 USB2.0 20MHz GW2168 RJ451X1 LAN IPTV Reset& DC A A 5GHz RX1 WAN RJ451X3 RJ45 WPS 12V/2A XTAL Inter PA0 蓝色 黄色 Button Power IN SPDT TX Out 5GHz TX1 Switch TENDA Title N60 Size Document Number Rev C Block Diagram 1.0 Date: Wednesday, April 25, 2012 Sheet 4 of 18 5 4 3 2 1


Document Created: 2012-08-03 16:23:59
Document Modified: 2012-08-03 16:23:59
© 2024 FCC.report
This site is not affiliated with or endorsed by the FCC