operational description

FCC ID: PY305200015

Operational Description

Download: PDF

FCCID_609017

WAG102 Operation Principle

1. CPU, U10, The Atheros AR5312 is part of the three-chip AR5002AP solution for
dual,concurrent IEEE 802.11a/b/g 2.4/5GHz WLAN AP applications. The AR5312
supports 802.11 a/b/g MAC/Baseband processing; two 802.3 MAC and MII
interfaces to external Ethernet PHY; SDRAM Controller; external memory
interface for Flash, ROM or RAM; GPIO; LED controls; a high speed UART with
DMA supporting data rates up to 1 Mbps for serial port applications; and a flexible
local bus.
2. FLASH, U11, AM29LV160DB-90, 16Mbits Flash, Bottom sector, and 90ns. It is
used to store the normal and test firmware.
3. 2.4GHz Transceiver, U9, The AR2112 operates in the 2.4GHz frequency bands.
The transmitter combines baseband in-phase(I) and quadrature-phase(Q) signals,
up-converts them to the desired frequency channel, and drives the RF signal
off-chip through the integrated power amplifier. The receiver uses an integrated
dual conversion architecture and requires no off-chip intermediate frequency(IF)
filter.
4. 2.4/5GHz Transceiver, U3,The AR5112 can operate in either the 2.4GHz frequency
band or the 5GHz band. The transmitter combines baseband in-phase(I) and
quadrature-phase(Q) signals, up-converts them to the desired frequency channel,
and drives the RF signal off-chip through the integrated power amplifier. The
receiver uses an integrated dual conversion architecture and requires no off-chip
intermediate frequency(IF) filter.
5. 2.4GHz~2.5GHz Power Amplifier, U8, The LX5510 is a power amplifier optimized
for WLAN applications in the 2.4GHz-2.5GHz frequency range. The PA is
implemented as at two-stage monolithic microwave integrated circuit (MMIC) with
active bias and input/output pre-matching.
6. 4.5GHz~6GHz Power Amplifier, U2, The LX5506 is a power amplifier designed
for the FCC Unlicensed National Information Infrastructure (U-NII) band,
HyperLAN2 and Japan WLAN applications in the 4.9~5.95GHz frequency range.
The PA is implemented as a three-stage monolithic microwave integrated circuit
(MMIC) with active bias and complete on-chip input matching.
7. 10/100 Ethernet PHY, U5, RTL8201CP is a single-chip/single port PHYceiver with
MII/SNI. It implements all 10/100M Ethernet Physical-layer functions including
the Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA),
Twisted Pair Physical Medium Dependent Sublayer (TP-PMD), with an auto
crossover detection function, 10Base-TX Encoder/Decoder, and Twisted Pair

Document Created: 2005-10-24 16:21:33
Document Modified: 2005-10-24 16:21:33

© 2024 FCC.report
This site is not affiliated with or endorsed by the FCC