4

FCC ID: BJMC7T

Block Diagram

Download: PDF
FCCID_43703

Exhibit 6 The Block Diagram & Schematic Diagram of EUT

POWER BLOCK DLAGRAM: ACV EMI AC/DC PFC UP Filter RECT Circuit Degaussing Stat Circuit Circuit |—» 78v Outpt |i—» 55v Recet [~*30v Hor Sync. PWM Main Circui » l4v ———» Circuit Controller 8v Pulse o Switch Signal C.)VP' Feedback Current +5v/3A Circuit Circuit Sensor DC—DC Converter

DEF.BLOCK DIAGRAM HOR. DRIVE STAGE HOR.OUTPUT STAGE 2SK430/TLN161 25C5129/ DVM32B |— Hoy ROTATION 5TUZ4A7 ColL H DIODE MODULATION ROTATION 25C1375/CHK262C CONTROL To viDBO t VERT SDA , | |surrer oUTPUT v.DY SCK , C1815Y H4v rocus J vool wER 50K + + TIMEBASE v/H DYNAMIC FBT TuURk mMecU PWM GEOMETRY x—RAY BOOST TFB—282 H.v *——————J ST6373 PWMX6 DC—DC B+UP G2 + Tw \|__{agnormat Focus [ B+ PROTECT B+ DYANMIC g «——I TDA4853 pepe pe.pe rocus 1+ or rower MOSFET CHOKE 2 MANUAL 2SK2417 = DEGAUSS V.SEN. HY V SIZE REGULATION 2SC1815 OP LM35s$ Ls CS SwITCHING 2SK2161

VIDEO BLOCK DIAGRAM MC13282 LM2405T TUBE vipeo processor R R V901 wITH OSD G RGB INTERFACE B DRIVE GAIN MTVO18N24 CONTROL ON SCREEN R DISPLAY G B CUT OFF BIAS CONT. SDA SCL +B1 +B2


Document Created: 2001-06-22 12:45:08
Document Modified: 2001-06-22 12:45:08
© 2024 FCC.report
This site is not affiliated with or endorsed by the FCC