Block Diagram

FCC ID: 2AB874018

Block Diagram

Download: PDF
FCCID_4421614

5 4 3 2 1 FMA-HW01008-01 R01 USB3.0/2.0 Port1 SPI NOR Flash SPI NAND Flash UART EJTAG 16MB SO8 1Gbits WSON8 48MHz XTAL FEM_1_R0 FEM_1_R1 D Pdet D 5G_TX_0 5 GHz/2x2/11ac WAN Match π-LPF PA LPF 25MHz XTAL 5G_RX_0 5G Coupler Match π-LPF LPF PSGMII HPF xformer LNA (LTCC) 5G_RX_1 LNA HPF Match π-LPF MDC / MDIO 5G RJ-45 Coupler QCA8075 IPQ40x8-0 5G_TX_1 Match π-LPF PA LPF LPF (LTCC) 14x14mm DR-QFN Pdet Giga Ethernet PHY 180 pins FEM_0_R0 WAN FEM_0_R1 UFL UFL Pdet Conn. Conn. 2G_TX_0 2.4GHz/2x2/11b/g/n/ac PA xformer Match π-LPF LPF 2G_RX_0 2.4G Match π-LPF Coupler BPF RJ-45 LNA HPF (LTCC) PoE C C 2G_RX_1 LNA 16bit DDR3L Match π-LPF HPF 2.4G Coupler 64M x 16bits 2G_TX_1 PA Match π-LPF BPF LPF (LTCC) LX 1.35V 0.625V TPS23754 POE PD Vref Pdet 1.2V resistors 4.7uH 1.35V MP1495 CHIP 3A VDD33 VDD25_REG DVDD11 _PWD_L GPIO4 GPIO62 DC +12V/2A input MPQ8632 3.3V 6A 1.1V MP1495 S/W S/W Reset Giga Ethernet PHY (Malibu) 3A Reset TPM & PHY & BLE button 2.4GHz FEM MP1495 5V USB2.0 B 3A B MP1653 3.5V 3A 5 GHz FEM A A Model Name Rev R01 Size Page Name Engineer D 01_BLOCK DIAGRAM Date: Monday, January 16, 2017 Sheet 1 of 17 5 4 3 2 1


Document Created: 2019-08-21 16:24:56
Document Modified: 2019-08-21 16:24:56
© 2024 FCC.report
This site is not affiliated with or endorsed by the FCC