( 1 of 1 ) |
United States Patent | 7,392,171 |
Blasi , et al. | June 24, 2008 |
A computer based test bench generator (1) for verifying integrated circuits specified by models in a Hardware Description Language includes a repository (10) storing a general set of self-checking tests applicable to the integrated circuits. A capability is provided for entering behavior data (21) of an integrated circuit model (20), and for entering configuration data (22) of the integrated circuit model. The generator automatically generates test benches (30) in the Hardware Description Language by making a selection and setup of suitable tests from the repository according to the specified integrated circuit model, configuration and behavior data.
Inventors: | Blasi; Gianluca (Vimercate, IT), Tayal; Reenee (Delhi, IN) |
Assignee: |
STMicroelectronics S.r.l.
(Agrate Brianza,
IT)
STMicroelectronics Limited (Noida, IN) |
Appl. No.: | 10/603,055 |
Filed: | June 24, 2003 |
Jun 25, 2002 [EP] | 02425415 | |||
Current U.S. Class: | 703/15 ; 702/117; 707/999.003 |
Current International Class: | G06F 17/50 (20060101) |
Field of Search: | 703/15 |
5369604 | November 1994 | Ravindranath et al. |
5903475 | May 1999 | Gupte et al. |
5923867 | July 1999 | Hand |
6353904 | March 2002 | Le |
6477683 | November 2002 | Killian et al. |
6490711 | December 2002 | Buckley, Jr. |
6513143 | January 2003 | Bloom et al. |
6658633 | December 2003 | Devins et al. |
6671843 | December 2003 | Kebichi et al. |
6687662 | February 2004 | McNamara et al. |
6904397 | June 2005 | Fields et al. |
6975976 | December 2005 | Casavant et al. |
7024346 | April 2006 | Allard |
WO 02/01424 | Jan., 2002 | WO | |||
Lin et al, "A Goal Tree Based High-Level Test Planning System for DSP Real Number Models", Proceedings of the International Test Conference, pp. 1000-1009, Oct. 18-23, 1998. cited by examiner . Bollano et al, "The Virtual Intellectual Property Library: From Paradigm to Product", Proc. Of IP99 Conference, Santa Clara, Mar. 1999. cited by examiner . Zarrineh et al, "Automatic Generation and Validation of Memory Test Models for High Performance Microprocessors", Proceedings of the 2001 International Conference on Computer Design, pp. 526-529, Sep. 23-26, 2001. cited by examiner . European Search Report, EP 02425415, dated Feb. 7, 2003. cited by other. |