




CY920 Module Block Diagram



 MICROCHIP CONFIDENTIAL	Project: CY920 Module	Revision: PVT
	Title: BLOCK DIAGRAM	Friday, June 27, 2014
	Engineer: Chetan Bohra Checked: Sujith/Sanjay	Sheet 1 of 9 Size A




NOTE: SKU-24C is identical to SKU-C

REMARK:
Resistors R127 - R131, R133 should be close to SPI flash.
Signal from DM920 to SPI should be as short as possible.




HDMI CONTROL SIGNALS
HDMI CONTROL SIGNALS
HDMI CONTROL SIGNALS

I2S




DDR2 MEMORY





[DM920] Boot Options

SPI0DOUT	SPI1DIN	SPI1DOUT	Boot Mode
0	0	0	SPI Flash boot (NOR Flash, single lane mode, normal read in firmware mode) through SPI1
0	0	1	I2C EEPROM boot (micro-boot, secondary boot) through I2C
0	1	0	SPI Slave boot (via Host) through SPI0
0	1	1	Reserved
1	0	0	SPI Flash boot (NOR Flash, single lane mode, Fast Read mode) through SPI1
1	0	1	Reserved
1	1	0	
1	1	1	



SKU-A (-)
SKU-B (POP)
SKU-C (POP)

NOTE: SKU-24C is identical to SKU-C




GPIO CY920 Mapping V2.0 (BSEL using GPIO Mode) (BSEL mode select needs H/w change also)

GPIO Number	DM920 Pin name	connected to where	Group	Group Select	Assigned Function
0	MIICRS	BT/Extension	A	2	WLAN_ACTIVE
1	MIICOL	BT/Extension	A	2	BT_PRIORITY
2	MIITXER	BT/Extension	A	2	BT_ACTIVE
3	MITXCLK	BT/Extension	A	2	BT_LDO_ON
4	AV3CLK	Basic	B	4	SPI_E_SDO (FREE)
5	AV3CTRL0	Basic	B	4	SPI_E_CLK (FREE)
6	AV3CTRL1	Basic	B	4	SPI_E_SDI (FREE) (Expansion FlashCS)
7	AV0CTRL2	extension (If no HD)	B	4	FREE
8	MIITXD2	Basic	C	4	Factory Reset
9	MIITXD3	Basic	C	4	IR Input
10	MIIRXD2	Basic	C	4	Host NIREQ
11	MIIRXD3	Basic /BT	C	4	SPI_E_NCS (FREE)
12	HDDATA12	extension(If no HD)	D	7	FREE
13	HDDATA13	extension(If no HD)	D	7	FREE
14	HDDATA14	Basic/extension(If no HD)	D	7	FREE
15	HDDATA15	Basic/extension(If no HD)	D	7	FREE
16	SF0	Basic	E	3	HD_INT
17	SF1	Ethernet chip	E	3	NETH_RESET (Not free when ethernet used)
18	EXT_PA_EN1_5	Basic	F	5	FEM BSEL (Not free used in module)
19	EXT_PA_EN1_24	Basic	F	5	FREE


GPIO CY920 Mapping V2.0 (BSEL using Hardware Mode) (BSEL mode select needs H/w change also)


GPIO Number	DM920 Pin name	connected to where	Group	Group Select	Assigned Function
0	MIICRS	BT/Extension	A	2	WLAN_ACTIVE
1	MIICOL	BT/Extension	A	2	BT_PRIORITY
2	MIITXER	BT/Extension	A	2	BT_ACTIVE
3	MITXCLK	BT/Extension	A	2	BT_LDO_ON
4	AV3CLK	Basic	B	4	SPI_E_SDO (FREE)
5	AV3CTRL0	Basic	B	4	SPI_E_CLK (FREE)
6	AV3CTRL1	Basic	B	4	SPI_E_SDI (FREE) (Expansion FlashCS)
7	AV0CTRL2	extension (If no HD)	B	4	FREE
8	MIITXD2	Basic	C	4	Factory Reset
9	MIITXD3	Basic	C	4	IR Input
10	MIIRXD2	Basic	C	4	Host NIREQ
11	MIIRXD3	Basic /BT	C	4	SPI_E_NCS (FREE)
12	HDDATA12	extension(If no HD)	D	7	FREE
13	HDDATA13	extension(If no HD)	D	7	FREE
14	HDDATA14	Basic/extension(If no HD)	D	7	FREE
15	HDDATA15	Basic/extension(If no HD)	D	7	FREE
16	SF0	Basic	E	3	HD_INT
17	SF1	Ethernet chip	E	3	NETH_RESET (Not free when ethernet used)
18	EXT_PA_EN1_5	Basic	F	5	Not Available
19	EXT_PA_EN1_24	Basic	F	5	FEM BSEL (Not free used in module)



SKU-A (-)
SKU-B (POP)
SKU-C (POP)

NOTE: SKU-24C is identical to SKU-C




 MICROCHIP CONFIDENTIAL	Project: CY920 Module	Revision: PVT
	Title: ETHERNET PHY	Friday, June 27, 2014
Engineer: Chetan Bohra	Checked: Sujith/Sanjay	Sheet 4 of 9
		Size C



NOTE: SKU-24C is identical to SKU-C

SKU-A (-)
SKU-B (POP)
SKU-C (POP)


U100-7
DM920
VIDEO, HD



BASIC CONNECTOR




DM920 CLOCK & RESET



CAD NOTE: PLL pins
Place all the discrete components for these PLLs close to DM920 chip to have minimal jitter on PLLs.





CAD NOTE:
*AVOID RUNNING ANY HIGH SPEED TRACE NEAR USB_RBIAIS AND R531
*PLACE THE BYPASS CAPS CLOSE TO THE CORRESPONDING PINS
Place R531 close to the IC pin.

USB OTG ETHERNET




CAD NOTE:
R532 should place close to the driver (DM920).

	Project: CY920 Module	Revision: PVT
	Title: DM920 USB, Ethernet, Clock & HD	Friday, June 27, 2014
MICROCHIP CONFIDENTIAL	Engineer: Chetan Bohra	Checked: Sujith/Sanjay
	Sheet 5 of 9	Size C



MICROCHIP CONFIDENTIAL

Project: CY920 Module	Revision: PVT
Title: DM920 POWER SECTION	Friday, June 27, 2014
Engineer: Chetan Bohra	Checked: Sujith/Sanjay
Sheet 6 of 9	Size C



Decoupling caps should place closely to IC power pins.


Note: Connect L701 directly after L803.

Note: R702 and R703 place as close as possible to the IC.



Delay needs to be matched.

RF Interface


<p>MICROCHIP CONFIDENTIAL</p>	Project: CY920 Module	Revision: PVT
	Title: DM920 RF SECTION	Friday, June 27, 2014
	Engineer: Chetan Bohra	Checked: Sujith/Sanjay
	Sheet 7 of 9	Size C



(3.3V From Interconnect Card)




1.2 Volts output
300mA max
SOT-23-5



Capacitor close to DM920 pins.

Note:
Place C815 and C816 close to ball W4, U3 and V3.
Place C827 close to ball Y1 and Y2.
Place C826 close to ball W10.
Place C820 and C821 close to ball T12 and U13

 MICROCHIP CONFIDENTIAL	Project: CY920 Module	Revision: PVT
	Title: DM920 RF POWER	Friday, June 27, 2014
Engineer: Chetan Bohra	Checked: Sujith/Sanjay	Sheet 8 of 9
		Size C



L906:
MURATA/ LQM21PN4R7MGS
4.7UH 20% 750mA
RDC 0.363 OHM
SRF 20MHZ
SMD 0805

U904:
MCP1623BT-I/CHY:
150mA syn. boost
SOT-23-6, 500KHz
O/P disconnect & PWM enabled

U904 (Optional):
MCP1640BT-I/CHY:
300mA syn. boost
SOT-23-6, 500KHz
O/P disconnect & PWM enabled

RTOP=RBOT * ((VOUT/VFB) - 1)
VOUT=((RTOP / RBOT) + 1) * VFB
Where VFB=1.21V typical
VOUT=((619K / 267K) + 1) * 1.21=4.0V

Bsel control:
GPIO mode: R925 = Pop; R924 = No-Pop;
R929 = Pop *
Hardware mode: R925 = No-Pop;
R924 = Pop; R929 = No-Pop

Close to RFIC
L907, L908 close to RFIC
Imax= 80mA