

Bluetooth 3.0+EDR Multimedia SOC

1. General Description

ISSC IS1681S is a compact, high integration, ultra-low cost, CMOS single-chip RF + baseband IC for Bluetooth v3.0+EDR (Enhanced Data Rate) 2.4GHz applications. This chip is fully compliant with Bluetooth specification and completely backward-compatible with Bluetooth 1.1, 1.2, 2.0 or 2.1 systems.

It incorporates Bluetooth 1M/2M/3Mbps RF, single-cycle 8051, TX/RX modem, memory controller, task/hopping controller, UART interface, and ISSC Bluetooth software stack to achieve the required Bluetooth v3.0+EDR functions.

The IS1681S is designed to support high quality audio applications, an audio engine and a high performance stereo CODEC are integrated for this purpose.

The audio engine provides the A-law/µ-law/CVSD voice encoding/decoding and also the SBC audio decoding. hanced noise reduction and echo cancellation to offer the best voice quality in the both sending and receiving sides.

In addition, to minimize the external components required for portable devices, a voltage sensor for battery, Li-ion battery charger, a switching regulator and LDOs are integrated to reduce BOM cost for various Bluetooth applications.

The device incorporates built-in self-test (BIST) and auto-calibration functions to simplify production test.

Phone: 886-3-577-8385 Fax: 886-3-577-8501



2. Features

System Specification

Compliant with Bluetooth Specification v.3.0 + EDR in 2.4 GHz ISM band

Baseband Hardware

- 16MHz main clock input
- Built-in internal ROM for program memory
- Built-in 32 KB RAM for data storage and baseband data transfer buffering
- Enhanced Power Control
- Bluetooth 2.1 features
 - Encryption Pause and Resume
 - Erroneous Data Reporting
 - Extended Inquiry Response
 - Link Supervision Timeout Changed Event
 - Non-Flushable Packet Boundary Flag
 - Secure Simple Pairing
 - Sniff Subtracting
- Support both Pico-net and Scatter-net applications
- Hard-wired logic for modulation, demodulation, access code correlation, whitening, forward error correction (FEC), header error check (HEC), shorten hamming code, CRC generation/checking, frame check sequence (FCS), encryption bit stream generation, and transmit pulse shaping
- Adaptive Frequency Hopping (AFH) avoids occupied RF channels

Version: 0.96 - 2 - 9/26/2011



Fast Connection supported

RF Hardware

- Fully Bluetooth 3.0 + EDR system in 2.4 GHz ISM band.
- Combined TX/RX RF terminal simplifies external matching and reduces external antenna switches.
- Max. +4dBm output power with 20 dB level control from register control.
- Build-in T/R switch for Class 2/3 application
- Build-in channel filter.
- To avoid temperature variation, temperature sensor with temperature calibration is utilized into bias current and gain control.
- Fully integrated synthesizer has been created. There requires no external VCO,
 varactor diode, resonator and loop filter.
- Crystal oscillation with build-in digital trimming for temperature/process variations.

Audio processor

- Support 64 kb/s A-Law or μ-Law PCM format, or CVSD (Continuous Variable Slope Delta Modulation) for SCO channel operation.
- Noise suppression
- Echo suppression
- SBC decoding
- Packet error concealment

Audio Codec

16 bit stereo codec

Version: 0.96 - 3 - 9/26/2011



- 94dB SNR DAC playback
- Integrate headphone amplifier for 16Ω speakers

Peripherals

- Built-in Lithium-ion battery charger
- Integrate 3V, 1.8V LDO and Switching mode regulator
- Built-in 10-bit Aux-ADC for battery monitor and voltage sense.
- LED driver

Flexible HCI interface

• High speed HCI-UART (Universal Asynchronous Receiver Transmitter) interface


Package

• 7x7mm² 56 pins, 0.4mm pitch SAW QFN standard package

Version: 0.96 - 4 - 9/26/2011




3. Functional Diagram



Version: 0.96 - 5 - 9/26/2011





Version: 0.96 - 6 - 9/26/2011



5 Pin Descriptions

Pin No.	I/O	Pin Name	Pin Descriptions			
1	Р	VDDAO	Positive power supply dedicated to CODEC output amplifiers.			
2	AO	AOHPM	Headphone common mode output/sense input			
3	Р	VSSAO	Negative power supply dedicated to CODEC output amplifiers			
4	AO	AOHPL	L-channel analog headphone output			
5	Р	VDDA	Positive power supply/reference voltage for CODEC			
6	Р	VSSA	Negative reference/power supply for CODEC			
7	AO	VCOM	Internal biasing voltage for CODEC			
8	Al	MICP1	Mic 1 mono differential analog positive input			
9	ΑI	MICN1	Mic 1 mono differential analog negative input			
10	Р	MIC_BIAS	Electric microphone biasing voltage			
11	Al	AIR	R-channel single-ended analog inputs			
12	ΑI	AIL	L-channel single-ended analog inputs			
13	Р	VDD_IO	I/O power supply input			
14	Al	RST_N	KEY PIN for FT Test			
14	Ai		System Reset Pin			
		/O P1_2	GPIO, default pull-high input			
15	I/O		KEY PIN for FT Test			
13			EEPROM clock SCL			
			Clock signal for OLED			
			GPIO, default pull-high input			
16	1/0	/O P1_3	KEY PIN for FT Test			
10	1/0		EEPROM data SDA			
			Data signal for OLED			
17	Р	1V8	Core 1.8V power input			
18	Р	3V1_O	3.1V LDO output			
19	Р	CODEC_VO	3.1V LDO output for CODEC power			
20	Р	3V1_VIN	3.1V LDO input			
21	Р	ADAP_IN	Power adaptor input			
22	Р	BAT_IN	Battery input			

Version: 0.96 - 7 - 9/26/2011



Pin No.	I/O	Pin Name	Pin Descriptions		
23	Al	SK1	ADC analog input 1		
24	Р	SAR_AVDD	SAR 1.8V input		
25	Р	SYS_PWR	System Power Output		
26	Р	BK_VDD	Buck VDD Power Input		
27	Р	BK_LX	Buck feedback input		
28	Р	BK_OUT	Buck output		
29	Р	MFB	Multi-Function Push Button key, push high		
30	Al	LED1	LED Driver 1		
31	Al	LED2	LED Driver 2		
			GPIO, default pull-high input		
32	I/O	P2_4	KEY PIN for FT Test		
			System Configuration, H: Boot Mode		
			GPIO, default pull-low input.		
33	I/O	P2_2	Keep alive for external LDO power enable		
			application.		
34	I/O	P0_2	GPIO, default pull-high input		
34	1/ 0		Play/Pause key as the default setting		
			GPIO, default pull-high input		
35	I/O	P2_7	FWD key when class 2 RF		
			FWD key(short press) when class 1 RF		
		O P0_5	GPIO, default pull-high input		
36	I/O		KEY PIN for FT Test		
	., 0	0_0	REV key when class 2 RF		
			REV key(short press) when class 1 RF		
37	0	HCI TXD	KEY PIN for FT Test		
		1101_17.5	HCI TX data		
38	ı	HCI_RXD	KEY PIN for FT Test		
	-	1101_100	HCI RX data		
			GPIO P1_6, default pull-high input		
39	I/O	I/O P1_6	Volume down key when class 2 RF		
			Audio AMP Enable when class 1 RF		
40	Р	VDD_IO	I/O power supply input		
41	- 1	XO_P	16MHz Crystal input positive		

Version: 0.96 - 8 - 9/26/2011



Pin No.	I/O	Pin Name	Pin Descriptions		
42	ı	XO_N	16MHz Crystal input negative		
43	RP	VCC_RF	RF power input for both synthesizer and TX/RX block		
44	I	RX_CLASS1	Class1 RF RX path		
45	I/O	RTX	Class2 RTX path; Class1/Class2 TX path		
			GPIO, default pull-high input		
46	I/O	P0 1	Volume up key when class 2 RF.		
40	1/0	P0_1	Class1 Control signal of external TR switch when		
			class 1 RF		
			GPIO, default pull-high input		
47	I/O	P0 3	KEY PIN for FT Test		
47	1/0	PU_3	Class1 Control signal of external TR switch when		
			class 1 RF		
48	I/O	P3 0	GPIO, default pull-high input		
40	2	P3_0	Reverved charger LED driver		
		DO 0	GPIO, default pull-high input		
49	I/O		KEY PIN for FT Test		
49		P2_0	System Configuration, H: Application L:		
			Baseband(IBDK Mode)		
			GPIO, default pull-low input.		
50	I/O	I/O P0_0	KEY PIN for FT Test		
			Slide Switch Detector		
51	I/O	P0 4	GPIO, default pull-high input		
31	1/0	F 0_4	Audio AMP Enable when class 2 RF		
52	Р	VDD_IO	I/O power supply input		
53	I/O	P3_5	GPIO 3_5, default pull-high input.		
33	1/0	F 3_3	Buzzer Signal Output		
54	ı	EAN	Embedded ROM/External Flash enable		
J 4	I	LAIN	H: Embedded; L: External Flash		
55	Р	1V8	Core 1.8V power input		
56	AO	AOHPR	R-channel single ended analog headphone output		
57	Р	GND	Exposed pad as ground		

Version: 0.96 - 9 - 9/26/2011



Application Note for GPIO Setting:

- 1) KEY PIN for internal test HCI_RXD, HCI_TXD, RST_N, P2_0, P2_4, P1_3, P1_2, P0_3, P0_5, P0_0
- 2) For Class2 RF application: VOL+:P0_1, VOL-: P1_6, FWD:P2_7, REV:P0_5, AUDIO AMP ENABLE: P0_4
- 3) For Class1 RF application: VOL+:P2_7(Long Press), VOL-: P0_5(Long Press), FWD:P2_7(Short Press), REV: P0_5(Short Press), AUDIO AMP ENABLE: P1_6
- 4) Play/Pause: P0_2
- 5) P1_2:EEPROM Clock/Clock Signal for OLED P1_3:EEPROM Data/Data Signal for OLED
- 6) Slide switch detect: P0 0
- 7) Buzzer Signal Output: P3 5
- 8) Class 1 RF TX: P0 1, CLASS 1 RF RX: P0 3
- 9) External LDO power enable keep alive: P2 2
- 10) System Configuration: P2 0, P2 4

Version: 0.96 - 10 - 9/26/2011



6 Functional Description

6.1 Overall Architecture

The ISSC IS1681S integrates an enhanced EDR Bluetooth RF & BB core, HCI controller, audio engine and an ENHANCED 8051 processor with an internal mask ROM for program memory and SRAM for data memory. An innovative interconnection structure called the Common-Memory Architecture (CMA) is designed to provide a fast and flexible data movement scheme between the embedded processor, Bluetooth core, and peripheral hardware.

For audio application and power management, IS1681S has build-in an audio processor, mono codec and power management unit to reduce the external components.

6.2 Radio Frequency (RF)

6.2.1 Transmitter

The internal PA has a maximum output power of +4dBm with level control 20dB from amplitude control. This is applied into Class 2/3 radios without external RF PA. For Class1 application, the build-in level control can be used with external PA for power control requirement.

The transmitter features IQ direct conversion to minimize the frequency drift. And it can excess 30dB power range with temperature compensation machine.

6.2.2 Receiver

The LNA can be operated into two type modes. One type is TR-combined mode for single port application. The other type is TR-separated mode for external PA/LNA application.

Version: 0.96 - 11 - 9/26/2011



An ADC is used to sample input analogue wave for digital demodulation. Before the ADC, a channel filter has been integrated into receiver channel to increase the anti-interference capacity and also reduce the external component count.

For avoiding temperature variation issues, a temperature sensor with temperature calibration is utilized into bias current and gain control of LNA, Mixers, and RF AMP.

6.2.3 Synthesizer

The internal loop filter is used to reduce external RC components. This can reduce cost and variations for components. This internal LC tank for VCO is utilized to reduce variation for components. The cost is down at the same time.

A fully integrated synthesizer has been created. There requires no external VCO, varactor diode, resonator and loop filter.

6.3 MODEM

There are three different modulations for Bluetooth v3.0 + EDR. Table 6.3 summarizes these modulations and data rate.

Figure 6.3 Modulation type for Bluetooth v3.0 + EDR

Data Rate	Modulation	Bits/Symbol
BDR: 1 Mbps	GFSK	1
EDR: 2 Mbps	π/4 DQPSK	2
EDR: 3 Mbps	8DPSK	3

Version: 0.96 - 12 - 9/26/2011



6.3.1 Basic Data Rate MODEM (BDR)

On the Bluetooth v1.2 specification and below, 1 Mbps was the standard data rate based on Gaussian Frequency Shift Keying (GFSK) modulation scheme. This basic rate modem meets BDR requirements of Bluetooth v3.0+EDR specification.

Figure 6.3.1 Data format for BDR

Access Code	Header	Payload

6.3.2 Enhanced Data Rate MODEM (EDR)

On the Bluetooth v3.0+EDR specification, Enhanced Data Rate (EDR) has been introduced to provide 2 and 3 Mbps data rates as well as 1 Mbps. This enhanced data rate modem meets EDR requirements of Bluetooth v3.0+EDR specification. For the viewpoint of baseband, both BDR and EDR utilize the same 1MHz symbol rate and 1.6 KHz slot rate. For BDR, 1 symbol represents 1 bit. However each symbol in the payload part of EDR packets represents 2 or 3 bits. This is achieved by using two different modulations, $\pi/4$ DQPSK and 8DPSK.

Figure 6.3.2.A Data format for EDR

Access Code Header Guard Sync Payload Tra

For $\pi/4$ DQPSK modulation, each symbol carries 2 bits of information. For its constellation diagram, although there are 8 possible phase states, the encoding scheme guarantees the trajectory of the modulation between symbols is restricted to 4 states. For a given starting



point, every phase change between symbols is restricted to +45°, +135°, -45°, and -135°.

Figure 6.3.2.B Phase shift & bit pattern for 2 MHz data rate

Phase Shift	Bit Pattern		
+45° (+π/4)	00		
+135° (+3π/4)	01		
-135°(-3π/4)	11		
-45°(-π/4)	10		

For 8DPSK modulation, each symbol carries 3 bits of information. For its constellation diagram, it is similar to $\pi/4$ DQPSK but the trajectory of the modulation between symbols has 8 possible phase states. For a given starting point, every phase change between symbols is restricted to 0°, +45°, +90°, +135°, +180°, -135°, -90°, and -45°.

Figure 6.3.2.C Phase shift & bit pattern for 3 MHz data rate

Phase Shift	Bit Pattern		
0° (+0)	000		
+45° (+π/4)	001		
+90° (+π/2)	011		
+135° (+3π/4)	010		
+180° (+π)	110		
-135° (-3π/4)	111		
-90° (-π/2)	101		

Version: 0.96 - 14 - 9/26/2011



-45° (-π/4)	100

6.4 Baseband

The following modules implemented in hardware constitute the Bluetooth Baseband Core.

The frequency hopping sequence generator produces the correct hop frequency control sequence based on the Bluetooth clock, Bluetooth device address, and the current operating mode.

The access code generates the access code based on the Lower Address Part (LAP) of the Bluetooth device address. The access code is comprised of the preamble, sync word and trailer bits. The detection of the access code uses correlation to detect a valid access code.

Bluetooth uses two types of FEC: 1/3 repetition code and (15, 10) shorten Hamming code respectively. The former basically repeats each transmitted bit three times while the latter has 15 bits of codeword which contains 5 parity bits. The code has capability of correction of all single-bit errors in each codeword.

The purpose of HEC is to protect the header bits. Dedicated header error code generator calculates the HEC bits in the header of a transmitted packet. While on the receiver side, HEC detects corrupted headers.

A 16-bit CRC is adopted to protect payload data transmitted using certain types of Bluetooth packets.

Information confidentiality can be protected by encryption of the packet payload.

Dedicated encryption/decryption hardware is designed into the baseband core.



6.5 MCU

The embedded processor for IS1681S is a single-cycle 8051 CPU. The embedded processor will be referred to as simply the processor, 8051, or MCU throughout the remainder of this document. There are a few minor differences between a standard 8051 and this CPU. These include:

- Alteration of memory timings to match internal and external memory configurations.
- 2. Modification of idle mode to disable internal CPU clocking. Only externally-clocked interrupt sources can allow the CPU to recover from idle mode.

A single-port synchronous interface is provided to memory. From this single port, the bandwidth is divided among the 7 interfaces spread amongst 5 physical busses described below:

- Embedded processor bus
- Baseband TX bus
- Baseband RX bus
- HCI TX bus
- HCI RX bus
- Audio bus
- DMA bus

In addition, attached to the embedded processor bus are a register bank, a dedicated single-port memory (data segment 1), and flash memory (program segment). The processor coordinates all link control procedures and data movement using a set of pointer registers. For example, when an HCI packet (from the host via USB or UART) is received into the HCI buffer, the processor is interrupted. The processor can then read a

Version: 0.96 - 16 - 9/26/2011



status register to determine the HCl packet type and determine whether to set up the Baseband pointer registers for this memory region for RF-retransmission, or to otherwise directly perform packet processing with the CPU.

6.6 Bluetooth Clock and Timers

A Bluetooth standard 28-bit counter running at 3.2 kHz implements the native clock defined by Bluetooth specification. This clock provides the transmission and receiving timing of a half time slot (312.5 µs). Another finer counter implemented in 16 bits is also provided as the phase of a half time slot. This phase information is very helpful when a Bluetooth slave wants to adapt to its master's clock. The counter is pre-scalable for the purpose of power saving operations. The diagram below describes a standard Bluetooth native clock and master clock. The clock signal is also used as a slot boundary signal to trigger a baseband packet transmission or receipt.


There are several timers provided by the system, two timers for TX/RX and the others for general purpose.

The powerful pre-scheduling functions for the transceiver are realized different sets of programmable timers. Each set of timers is associated with the task of transmission or receiving. When the timer is configured by firmware, it will automatically execute the TX or RX task at a specific time. Sub-tasks and timing for a TX task remain to be defined.

Version: 0.96 - 17 - 9/26/2011



Figure 6.6 Bluetooth clock



6.7 HCI Control Logic for USB/UART

Hardwired control logic is presented in front of the UART devices for HCI protocol handling and packet buffering. This control logic is part of the HCI controller defined in Bluetooth specification 1.2. This logic is partially responsible for the HCI protocol handling to/from the host and it also maps the registers of the UART devices indirectly to the 8051 such that the system can receive or send a HCI packet to/from the respective host interface. Major functions of this logic include:

- HCI packet formatter and de-formatter (identifying the packet type)
- Frame boundary determination, segmentation and reassembly of HCI packets.
- HCI packet transmission, receiving, and buffering (using common memory HCI buffer).
- Independent receive / transmit channels
- Universal device interface

Version: 0.96 - 18 - 9/26/2011



6.7.1 HCI UART Interface

An embedded HCI UART (Universal Asynchronous Receiver Transmitter) with programmable data rate up to 3Mbps is included in this design. The HCI UART supports the following functions:

- Full-Duplex operation
- Programmable BAUD rate (using 16-bit input clock divider to obtain Baud Rate x16 or x24 or x13 clock base)
- 7 or 8 Data bits
- 1 or 2 Stop bits
- Even / Odd / Mark / Space / None Parity configurations
- Break Generation / Detection
- Maskable individual interrupts to CPU and combined Error interrupt to HCI
- Selectable Direct CPU interface or interface to HCI module

6.8 General Purpose I/O

The IS1681S provides 14 general purpose I/O ports. These general I/Os can be defined as input or output port individually by setting specific register bit. While setting as an input port, a build-in $50 \text{K}\Omega$ pull high or pull low resistor can be enabled for different application purpose.

6.9 Audio Processor

The IS1681S builds in an enhanced audio engine to offer high quality of audio for voice application. The standard A-law/ μ -law/CVSD voice functions are implemented in the audio engine. The enhanced audio functions, like AEC, noise reduction, can be achieved with

Version: 0.96 - 19 - 9/26/2011




enhanced algorithm.

6.10 Audio Codec

The build in codec contains a analog to digital convert (ADC), a digital to analog converter (DAC) and additional analog circuits like headphone driver and microphone amplifier.

Figure 6.10 Audio Codec



6.10.1 ADC

The ADC interface supports variety sampling rate from 8k Hz to 48k Hz. The microphone input has 42 dB programmable analog gain and 48db digital gain. A regulated MIC_Bias is available.

Version: 0.96 - 20 - 9/26/2011



6.10.2 DAC

The DAC output is available for both line level and through the headphone amplifier to drive a low impedance headphone. The headphone output volume is adjustable by the combination of the digital/analog gain control.

6.11 Auxiliary ADC

The 10-bit auxiliary analog to digital converter (SAR ADC) provides one dedicated channel for battery power detection and one other channel for external peripheral sensing. This ADC has 10 bits resolution that provides an accurate monitoring for battery voltage. The operating current is very low and almost consumes no power when disabled.

6.12 Power Management (PMU)

The power management unit of IS1681S includes several power control blocks, linear regulators, switch-mode regulator, Aux-ADC, LED driver and Lithium-ion/Polymer battery charger.

6.12.1 3V1_LDO

The IS1681S has build-in the programmable output voltage LDOs (1.8~3.2V) for codec and digital IO power supply. The programmable LDO is used to regulate the high input voltage from battery or adapter. This LDO needs 1uF bypass capacitor.

6.12.2 Buck regulator

The built-in programmable output voltage buck (1.8~2.4V) converts battery voltage for RF and baseband core power supply. This converter has high conversion efficiency and fast

Version: 0.96 - 21 - 9/26/2011



transient response.

6.12.3 Aux-ADC

The 10-bit Successive-Approximation analog to digital converter (SAR ADC) monitors the battery power and adapter power for charging and power management control.

6.12.4 Li-ion Battery Charger

IS1681S includes a built-in battery charger optimized for use with lithium polymer batteries.

The charger features a current sensor for charging control, user programmable current regulation and high accuracy voltage regulation. It charges the battery in four phases:

- reviving mode : 2mA charging current to charge BAT to 2.5V
- pre-charge mode : 0.1C charging current to charge BAT to 3.0V
- constant current mode : 0.xC (default 0.7C) charging current to charge BAT to 4.2V (programmable)
- constant voltage mode: charging is terminated while the charging current drops below 0.YC (default 0.13C)

Charging current in the constant current mode can be configured to provide a wide range of charging current up to 180mA (1mA per step). Charger will re-start charging if the battery voltage falls below an internal threshold.

System operation is allowed when the battery is charging.

6.13 Miscellaneous (Watchdog Timer, and Clock Divider)

System related functions such as watchdog timer, Endian control, and interrupt vectors are

Version: 0.96 - 22 - 9/26/2011



Preliminary Datasheet IS1681S

also provided. The purpose of the watchdog timer is to provide a reset to CPU in case when the CPU fails to service the watchdog timer in a pre-defined (programmable) period.

Version: 0.96 - 23 - 9/26/2011



7 Electrical Characteristics

Absolute Maximum Ratings

Rating	Min	Max	Max	
Operation Temperature	-40°C	+85°C	°C	
Core supply voltage	VDD_CORE, VCC_RF, AVDD_SAR, AVDD_PLL	1.7V	1.98V	V
Codec supply voltage	VDD_AUDIO		3.3	V
I/O voltage VDD_IO			3.3	V
	BK_VDD		4.7	V
Supply voltage	3V1_VIN		5	V
	BAT_IN		4.3	V
	ADAP_IN		6	V
	LED[1:0]		5	V
	Power switch		6	V

Recommended Operate Condition

Symbol	Parameter	Min	Typical	Max	Unit
V_{DD18}	Digital core supply voltage				
	SAR ADC supply voltage	1.62	1.8	1.92	V
	CODEC supply voltage				
V_{DDIO}	I/O supply voltage	2.5	2.7	2.2	\/
	RF supply voltage	2.5	2.7	3.3	V
T _{OPERATION}	Operating temperature range	-20	+25	+70	°C
T _{stg}	Storage temperature	-40		+125	°C
V_{LDO}	LDO supply voltage	1.8		3.3	V
V _{BAT_IN}	Input voltage for SAR ADC	0.9		3.3	V

Version: 0.96 - 24 - 9/26/2011



Radio Characteristics:

Transmitter section for BDR

VCC_RF = 2.7V	Temperature =	Min	Тур	Max	Bluetooth	Unit
25°C		IVIIII	тур	IVIAX	specification	Offic
Maximum RF transmit power			3	4.0	-6 to 4	dBm
RF power variation or range with compens		±2			dB	
RF power control ra	nge		20		≥16	dB
RF power range cor	ntrol resolution		0.5			dB
20dB bandwidth for	modulated carrier		900		≤1000	KHz
ACP	$F = F_0 \pm 2MHz$		-28		≤-20	dBm
	$F = F_0 \pm 3MHz$		-46		≤-40	dBm
Note: F ₀ =2441MHz	$F = F_0 \pm > 3MHz$		-54		≤-40	dBm
Δf _{1avg} maximum mod	dulation	150		165	140<∆f _{1avg} <17 5	KHz
Δf_{2max} maximum mo	dulation	140		150	≥115	KHz
$\Delta f_{2avg}/\Delta f_{1avg}$		0.95	1		≥0.80	
ICFT (abs)		0	5	10	75	KHz
Drift rate (abs)		2		7	≤20	KHz/50u
Drift (single slot pac		12		≤25	KHz	
2 nd harmonic conter		-53		≤-47	dBm	
3 rd harmonic conten	t @ Tx= 4dBm		-55		≤-47	dBm

Version: 0.96 - 25 - 9/26/2011



Receiver section for BDR

	Frequency				Bluetooth	
Temperature = 25°C	(GHz)	Min	Тур	Max	specification	Unit
	2.402		-91			
Sensitivity at 0.1% BER for all basic rate packet types	2.441		-91		≤-70	dBm
	2.480		-91			
Maximum received signal at 0.1% BER			-10		≥-20	dBm
C/I co-channel			5		≤11	dB
	$F = F_0 + 1MHz$		-7		≤0	dB
	$F = F_{0}-1MHz$		-7		≤0	dB
Adjacent channel	$F = F_0 + 2MHz$		-36		≤-30	dB
selectivity C/I	$F = F_0-2MHz$		-22		≤-9	dB
Note: F ₀ =2441MHz	$F = F_0-3MHz$		-24		≤-20	dB
	$F = F_0 + 5MHz$		-50		≤-40	dB
	F = F _{image}		-22		≤-9	dB
Maximum level of intermodulation interferers			-38		≥-39	dB

Version: 0.96 - 26 - 9/26/2011



Transmitter Section for EDR

Temperature = 25°C		Min	Тур	Max	Bluetooth specification	Unit
Relative transmit powe	r		-1.6		-4 to 1	dB
	$ \omega_{\circ} $ freq. error		5		≤10 for all blocks	KHz
π/4 DQPSK max carrier frequency	$ \omega_i $ initial freq. error		10		≤75 for all blocks	KHz
stability	$ \omega_o + \omega_i $ block freq. error		10		≤75 for all blocks	KHz
	$ \omega_{\circ} $ freq. error		5		≤10 for all blocks	KHz
8DPSK max carrier frequency stability	$ \omega_i $ initial freq. error		10		≤75 for all blocks	KHz
	$ \omega_o + \omega_i $ block freq. error		10		≤75 for all blocks	KHz
π/4 DQPSK	RMS DEVM		7		≤20	%
modulation accuracy	99% DEVM		Pass		≤30	%
@ Tx= 2dBm	Peak DEVM			25	≤35	%
8DQPSK modulation	RMS DEVM		7		≤13	%
accuracy @ Tx= 2dBm	99% DEVM		Pass		≤20	%
	Peak DEVM			20	≤25	%

Version: 0.96 - 27 - 9/26/2011



Preliminary Datasheet IS1681S

	F > F ₀ +3MHz	<-54	≤-40	dBm
	$F = F_0$ -3MHz	-46	≤-40	dBm
In-band spurious	$F = F_0$ -2MHz	-28	≤-20	dBm
emissions	$F = F_0$ -1MHz	-30	≤-26	dBm
Note: F ₀ =2441MHz	$F = F_0 + 1MHz$	-30	≤-26	dBm
	$F = F_0 + 2MHz$	-28	≤-20	dBm
	$F = F_0 + 3MHz$	-46	≤-40	dBm
EDR differential phase	encoding	100	≥99	%

Version: 0.96 - 28 - 9/26/2011



Receiver Section for EDR

Temperature = 25°C	Frequenc y (GHz)	Modulatio n	Min	Тур	Max	Bluetooth specificatio n	Unit
	2.402	π/4 DQPSK		-92			
	2.441	π/4 DQPSK		-92		≤-70	dBm
Sensitivity at 0.01 BER	2.480	π/4 DQPSK		-92			
	2.402	8DPSK		-84			
	2.441	8DPSK		-84		≤-70	dBm
	2.480	8DPSK		-84			
Maximum received signal at 0.1%		π/4 DQPSK		-10		≥-20	dBm
BER		8DPSK		-10		≥-20	
C/I co-channel at 0.	l% BER	π/4 DQPSK		4		≤13	dB
		8DPSK		5		≤21	dB
	$F = F_0 + 1MHz$	π/4 DQPSK		-14		≤0	dB
		8DPSK		-8		≤5	dB
Adjacent channel selectivity C/I	$F = F_0-1MHz$	π/4 DQPSK		-13		≤0	dB
		8DPSK		-8		≤5	dB
Note: F ₀ =2441MHz	$F = F_0 + 2MHz$	π/4 DQPSK		-38		≤-30	dB
		8DPSK		-34		≤-25	dB
	F = F ₀ -2MHz	π/4 DQPSK		-21		≤-7	dB



Preliminary Datasheet IS1681S

		8DPSK		-21		≤0	dB
	$F = F_0$ -3MHz	π/4		07		1.00	40
		DQPSK	-21	-27		≤-20	dB
		8DPSK		-20		≤-13	dB
		π/4		F2	F0	110	٩D
	$F = F_0 + 5MHz$	DQPSK		-52		≤-40	dB
		8DPSK		-45		≤-33	dB
		π/4		-21		< 7	dB
F = F _{ii}	F = F _{image}	DQPSK		-21		≤-7	uB
		8DPSK		-21		≤0	dB



Audio Codec: ADC

Test Condition:

T= 25°C, Vdd=2.8V, 1KHz sine wave input, Bandwidth = 20~20KHz

Parameter	Conditio	n	Min.	Тур.	Max.	Unit
Input full-scale	Full scale (lin	ie-in)			2.2	Vpp
Resolution				16		bits
Input Sampling Rate			8		48	kHz
SNR	f _{in} =1KHz	8KHz		83		
	B/W=20~20KHz A-weighted	16KHz		83		
	THD+N < 1%	32KHz		83		dB
	150mVpp input	44.1KHz		83		
		48KHz		83		
SNR	A-weighted 1KHz@full scale,			75		dB
	Microphone boos	st enable				
THD+N (Mic input)				0.04		%
@30mVrms input						
THD+N (line input)				0.01		%
Mic Boost Gain				20		dB
Digital Gain			-54		4.85	dB
Analog Gain					26	dB
Digital Gain Step				6		dB
Analog Gain Step				1.7		dB
Input impedance	Input impedance			6	10	ΚΩ
(microphone mode)	Input capacitance				20	pF
Analog supply voltage (AVDD)			1.8	2.8	3.0	V

Version: 0.96 - 31 - 9/26/2011



Audio Codec: DAC

Test Condition: T= 25°C, V	/dd=2.8V, 1KHz sin	e wave input	, Bandwi	dth= 20~	20KHz	
Parameter	Condition	on	Min.	Тур.	Max.	Unit
Output Level	Full scale			2.1		Vpp
Resolution			16			bits
Output Sampling Rate			8		48	KHz
SNR	f _{in} =1KHz	8KHz		94		dB
	B/W=20~20KHz A-weighted	16KHz		94		dB
	THD+N < 0.01%	32KHz		94		dB
	0dBFS signal	44.1KHz		94		dB
	Load=100KΩ	48KHz		94		dB
May Output Dower	R _L =16Ohm			35		mW
Max Output Power	R _L =320hm			17		mW
THD+N	16Ohm lo	oad			0.05	%
IIIDTN	100K Ω I	oad			0.01	%
Digital Gain			-54		4.85	dB
Digital Gain Resolution				6		dB
Analog Gain			-28		3	dB
Analog Gain step				1		dB
Output resistance	R _L		8	16		Ohm
Output capacitance	Ср				500	pF
Crosstalk between	L vs. R, measured at			00	00	٩D
channels	-10dBFS@1KHz input			-90	-80	dB
Analog supply voltage			1.8	2.8	3.0	V
(AVDD)			1.0	2.0	3.0	V

Version: 0.96 - 32 - 9/26/2011



Battery Charger

Charging Mode (BAT_IN	rising to 4.2V)	Min	Тур	Max	Unit
Operation Temperature		-20		70	$^{\circ}\!\mathbb{C}$
Input Voltage (Vin)					
Note: It needs more time to get battery fully		4.5		6	V
charged when Vin=4.5V					
Battery trickle charge current			0.1C		mA
(BAT_IN < trickle charge voltage threshold)			0.10		ША
Trickle charge voltage threshold			3		V
Maximum battery	Headroom > 0.7V		350		mA
charge current	Headroom = 0.3V		150		mA
Minimum battery	Headroom > 0.7V		1		mA
charge current	Headroom = 0.3V		1		mA
Battery charge terminati	on current,		10		%
% of fast charge current			10		70
Battery recharge hysteresis (Note1)			100		mV
Battery recharge current	t (Note2)		0.25C		mA
Note: C → Battery capacit	ry .		0.230		ША

Note1: When charging complete and the adapter is still in, the battery voltage will slowly drop down. When the voltage drop is larger than 100mV from the full voltage, the re-charging cycle will start.

Note2: If the battery voltage during plug in is larger than 4V, the charging current will be limited to 0.25C to avoid the battery voltage overshoot.

Version: 0.96 - 33 - 9/26/2011



Switching Regulator

Normal Operation		Min	Тур	Max	Unit
Operation Temperature		-20		70	$^{\circ}$ C
Input Voltage (Vin)		3	3.7	4.5	V
Output Voltage (Vout)		1.6	1.85	2.4	mA
Output Ripple				20	mVrms
Max. Average Load Curre	ent(lload)	120			mA
Max. Output Current (pea	Max. Output Current (peak)				mA
	I _{load} =50mA		88		
Conversion Efficiency (Bat.@3.7V)	I _{load} ≥ 10mA		80		%
(Dat.@3.7 V)	I _{load} ≥ 250uA		65		
Switching Frequency			800		KHz
Start-up current Limit		0	50	210	mA
Start-up Settling Time			1.2	2	ms
Shutdown Current				<1	uA

Version: 0.96 - 34 - 9/26/2011



LDO

Normal Operation	Normal Operation		Тур	Max	Unit
Input Voltage (Vin)		3.0		4.5	V
Output Voltage (V _{OUT})	V _{OUT} = 2.9V (2.4~3.4V)		2.9		- V
(1) V _{OUT_CODEC} (2) V _{OUT_IO}	V _{OUT} = 1.8V (1.3~2.3V)		1.8		V
Accuracy (V _{IN} =3.7V, I _{LC}	_{DAD} =100mA, 27'C)		±5		%
Output Voltage adjusta	able step		100		mV/Step
Output adjustment range			±0.5		V
Start-up inrush current			200	400	mA
Start-up Settling Time			250	500	μs
Output current(average	e)			100	mA
Output Current(peak)				150	mA
Drop-out voltage (I _{load} : current)	= maximum output			300	mV
Quiescent Current			45		
(excluding load, I _{load} < 1mA)			40		μΑ
Load Regulation (I _{load} = 0mA to 100mA), ΔVout				80	mV
Shutdown Current		_		<1	μA

Note: Two 100mA LDOs, one for IO and one for audio CODEC.

Version: 0.96 - 35 - 9/26/2011



Clock

Parameters	MIN	TYP	MAX	Unit
Crystal Frequency		16		MHz
Frequency Tolerence		±20		ppm
Operating Temperature	-20		70	οС
Trimming Capacitance		6.4		pF
Trimming Step Size		0.2		pF


Digital GPIO (2.8V)

Parameters	MIN	TYP	MAX	Unit
Input Voltage	2.7	3	3.6	V
V _{IH} (Input High Voltage)	2.0		Vdd	V
V _{IL} (Input Low Voltage)	0		0.8	٧
Input Reference Resistor				
R _{PU} (Pull-Up Resistor)		50K		Ohm
R _{PD} (Pull-Down Resistor)		50K		Ohm
Output Voltage				
V _{OH} (Output High Voltage)	2.4		Vdd	V
V _{OL} (Output Low Voltage)	0		0.4	V

Version: 0.96 - 36 - 9/26/2011



8 Package Information



Version: 0.96 - 37 - 9/26/2011



Appendix A. Reflow Profile

1.) Follow: IPC/JEDEC J-STD-020 C

2.) Condition:

Average ramp-up rate (217° \mathbb{C} to peak): 1~2° \mathbb{C} /sec max.

Preheat: 150~200C \ 60~180 seconds


Temperature maintained above 217°C : 60~150 seconds Time within 5°C of actual peak temperature: 20 ~ 40 sec.

Peak temperature : $250+0/-5^{\circ}$ C or $260+0/-5^{\circ}$ C

Ramp-down rate : 3°C/sec. max.

Time 25°C to peak temperature : 8 minutes max.

Cycle interval: 5 minus



Time (sec)↔

Version: 0.96 - 38 - 9/26/2011



Appendix B. BQB certification

TPG Project	ISSC Bluetooth 3.0+EDR Single Chip (Component (Tested))			
Qualified Design ID (QD ID)	B016749 Export PICS			
PRD 1.0 ID (QP ID)				
Design Name	ISSC Bluetooth 3.0+EDR Single Chip			
Wi-Fi® Certification ID				
Subsetted Designs	Date Created	Туре	PICS	
	Jun 28, 2010	Main	<u>PICS</u>	
Member Company	ISSC Technologies Corp.			
Specification Name	3.0			
Core Spec Addenda	N/A			
Design Model Number	IS1XYZ, where X, Y and Z means 1~9			
Hardware Version Number	ISBT_BB_v30			
Software Version Number	ISBT_BB_v30			
Qualification Assessment Date	July/21/2010			
Listing Date	July/21/2010			
Design Description	ISSC Bluetooth 3.0+EDR Single Chip			
Product Type	Component (Tested)			
Technical Data Sheet (RIN)	** Open Reference Integration Notes (RIN) **			
Listed By	Charlie Lee			
BQE	<u>Jan-Willem Vonk</u>			
Profile / Protocol	Role / Version (If Any)			
Baseband				
Radio				
Link Manager				

Version: 0.96 - 39 - 9/26/2011