

RG520F&RG520N Series Hardware Design

5G Module Series

Version: 1.0.1

Date: 2022-01-21

Status: Preliminary



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236 Email: <u>info@quectel.com</u>

Or our local offices. For more information, please visit:

http://www.quectel.com/support/sales.htm.

For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm.

Or email us at: support@quectel.com.

Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an "as available" basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

Use and Disclosure Restrictions

License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.



Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2022. All rights reserved.



Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating the module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals of the product. Otherwise, Quectel assumes no liability for customers' failure to comply with these precautions.



Full attention must be paid to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If there is an Airplane Mode, it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on an aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signal and cellular network cannot be guaranteed to connect in certain conditions, such as when the mobile bill is unpaid or the (U)SIM card is invalid. When emergency help is needed in such conditions, use emergency call if the device supports it. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength. In an emergency, the device with emergency call function cannot be used as the only contact method considering network connection cannot be guaranteed under all circumstances.



The cellular terminal or mobile contains a transceiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV sets, radios, computers or other electric equipment.



In locations with explosive or potentially explosive atmospheres, obey all posted signs and turn off wireless devices such as mobile phone or other cellular terminals. Areas with explosive or potentially explosive atmospheres include fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, and areas where the air contains chemicals or particles such as grain, dust or metal powders.



About the Document

Revision History

Revision	Date	Author	Description
-	2021-12-22	Frank PENG/ Six ZHANG	Creation of the document
1.0.0	2021-12-22	Frank PENG/ Six ZHANG	Preliminary
1.0.1	2022-01-21	Frank PENG/ Six ZHANG	 Updated the dimensions (Table 2). Added n38 HPUE for Class 2 transmitting power; Changed the Max. transmission data rates of NSA and SA TDD in 5G NR features (Table 4). Updated the functional diagram (Figure 2). Added the note about optional ANT4 and ANT5 for pin assignment (Chapter 2.4). Changed pin 135 from RESERVED to HST_LAA_TX_EN (Figure 2 & Table 6). Simplified DC characteristics and added Digital I/O Characteristic chapter (Table 6 & Chapter 6.4). Updated Power-up, Power-down and Reset Timing (Figure 13 & 14 & 17). Updated the pull-up resistor value of USB_BOOT interface from 4.7 kΩ to 10 kΩ (Figure 19). Added UART interfaces description (Chapter 4.7).



Contents

Sa	Safety Information	3
Ab	About the Document	4
Со	Contents	5
Tal	Table Index	8
Fig	Figure Index	10
1	1 Introduction	12
•	1.1. Special Marks	
_	•	
2	Product Overview	
	2.1. Frequency Bands and Functions	
	•	
	2.3. Functional Diagram	
	2.4. Pin Assignment.	
	2.5. Pin Description	
	2.6. EVB	31
3	3 Operating Characteristics	32
	3.1. Operating Modes	32
	3.2. Sleep Mode	33
	3.2.1. UART Application Scenario	33
	3.2.2. USB Application Scenario	34
	3.2.2.1. USB Application with USB Remote Wakeup Function	34
	3.2.2.2. USB Application with USB Suspend/Resume and MAIN_RI	Function34
	3.2.2.3. USB Application without USB Suspend Function	35
	3.3. Airplane Mode	36
	3.3.1. Hardware	36
	3.3.2. Software	36
	3.4. Power Supply	37
	3.4.1. Power Supply Pins	37
	3.4.2. Reference Design for Power Supply	38
	3.4.3. Power Supply	38
	3.4.4. Voltage Stability Requirements	39
	3.5. Turn On	41
	3.5.1. Turn on the Module with PWRKEY	41
	3.6. Turn Off	43
	3.6.1. Turn off the Module with PWRKEY	43
	3.6.2. Turn off the Module with AT Command	43
	3.7. Reset	44
4	4 Application Interfaces	46
•	4.1. USB Interface	
	4.2. USB BOOT Interface	



	4.3.	(U)SIM Interfaces	49
	4.4.	I2C Interface*	51
	4.5.	I2S Interface*	52
	4.6.	PCM Interface*	53
	4.7.	UART Interfaces	55
	4.8.	SDIO Interface	58
	4.9.	ADC Interface	60
	4.10.	SPI Interface	61
	4.11.	PCIe Interface	62
	4.12.	Control Signal	65
	4.1	12.1. W_DISABLE#	65
	4.13.	Indication Signal	66
	4.1	13.1. Network Status Indication	
	4.1	13.2. STATUS	67
	4.14.	IPQ Status and Err Fatal Interface*	68
	4.15.	MAIN_RI*	69
	4.16.	Time Service and Repeater Interface*	70
	4.17.	GRFC Interfaces*	70
5	RF Sne	ecifications	72
	5.1.		
		1.1. Antenna Interface & Frequency Bands	
		1.2. Tx Power	
	• • • • • • • • • • • • • • • • • • • •	1.3. Rx Sensitivity	
		1.4. Reference Design	
	5.2.	3	
	5.2	2.1. Antenna Interface & Frequency Bands	
	5.2	2.2. GNSS Performance	
	5.2	2.3. Reference Design	
	5.3.	Reference Design of RF Routing	
	5.4.	Antenna Requirements	
	5.5.	RF Connector Recommendation	
	5.5	5.1. Recommended RF Connector for Installation	88
		5.5.1.1. Assemble Coaxial Cable Plug Manually	88
		5.5.1.2. Assemble Coaxial Cable Plug with Fixture	89
	5.5	5.2. Recommended Manufacturers of RF Connector and Cable	90
_	Ela atrii	inal Obassadasiadas 9 Daliabilita	0.4
6		ical Characteristics & Reliability	
	6.1.	Absolute Maximum Ratings	
	6.2.	Power Supply Ratings	
	6.3.	Power Consumption	
	6.4.	Digital I/O Characteristic	
	6.5.	ESD Protection	
	6.6.	Operating and Storage Temperatures	
	6.7.	Thermal Consideration	



7	Mecha	anica	I Information	97
	7.1.	Me	echanical Dimensions	97
	7.2.	Re	ecommended Footprint	99
	7.3.	То	p and Bottom Views	100
8	Storag	ge, M	anufacturing & Packaging	101
	8.1.	Sto	orage Conditions	101
	8.2.	Ma	anufacturing and Soldering	102
	8.3.		ackaging Specifications	
	8.	3.1.	Carrier Tape	103
	8.	3.2.		104
	8.	3.3.	Packaging Process	105
9	Apper	ndix A	A References	106
10	Apper	ndix E	B Operating Frequency	111



Table Index

Table 1: Special Marks	12
Table 2: Brief Introduction of the Module	13
Table 3: Wireless Network Type	14
Table 4: Key Features	14
Table 5: I/O Parameters Definition	20
Table 6: Pin Description	20
Table 7: Overview of Operating Modes	32
Table 8: Pin Definition of Power Supply	37
Table 9: Pin Definition of PWRKEY	41
Table 10: Pin Definition of RESET	44
Table 11: Functions of the USB Interface	46
Table 12: Pin Definition of USB Interface	46
Table 13: USB Trace Length in the Module	48
Table 14: Pin Definition of (U)SIM Interfaces	49
Table 15: Pin Definition of I2C Interface	52
Table 16: Pin Definition of I2S Interface	52
Table 17: Pin Definition of PCM Interface	53
Table 18: Pin Definition of UART Interfaces	56
Table 19: Pin Definition of SD Card Interface	58
Table 20: SDC Trace Length in the Module	60
Table 21: Pin Definition of ADC Interface	61
Table 22: Characteristics of ADC Interface	61
Table 23: Pin Definition of SPI Interface	61
Table 24: Pin Definition of PCIe Interface	62
Table 25: PCIe Trace Length in the Module	65
Table 26: Pin Definition of Control Signal	65
Table 27: RF Function Status	66
Table 28: Pin Definition of Indication Signal	66
Table 29: Working State of the Network Connection Status/Activity Indication	67
Table 30: Pin Definition of IPQ Status and Err Fatal Interface	68
Table 31: Behaviors of the RI	69
Table 32: Pin Definition of Time Service and Repeater Function	70
Table 33: Pin Definition of GRFC Interfaces	71
Table 34: Logic Levels of GRFC Interfaces	71
Table 35: Truth Table of GRFC Interfaces	71
Table 36: Pin Definition of Cellular Network Interface for RG520F-NA*/RG520N-NA	72
Table 37: Pin Definition of Cellular Network Interface for RG520F-EU*/RG520N-EU	73
Table 38: Cellular Network Antenna Mapping for RG520F-NA*/RG520N-NA	74
Table 39: Cellular Network Antenna Mapping for RG520F-EU*/RG520N-EU	75
Table 40: Tx Power	
Table 41: Conducted RF Receiving Sensitivity of RG520F-NA*/RG520N-NA	76



Table 42: Conducted RF Receiving Sensitivity of RG520F-EU*/RG520N-EU	78
Table 43: Pin Definition of GNSS Antenna Interface	81
Table 44: GNSS Frequency	81
Table 45: GNSS Performance	82
Table 46: Antenna Requirements	86
Table 47: Absolute Maximum Ratings	91
Table 48: Module Power Supply Ratings	92
Table 49: Averaged Power Consumption for the Module	92
Table 50: 1.8 V I/O Requirements	93
Table 51: (U)SIM 1.8 V I/O Requirements	94
Table 52: (U)SIM 2.95 V I/O Requirements	94
Table 53: Electrostatics Discharge Characteristics (25 °C, 45 % Relative Humidity)	94
Table 54: Operating and Storage Temperatures	95
Table 55: Recommended Thermal Profile Parameters	103
Table 56: Carrier Tape Dimension Table (Unit: mm)	104
Table 57: Plastic Reel Dimension Table (Unit: mm)	104
Table 58: Related Documents	106
Table 59: Terms and Abbreviations	106
Table 60: Operating Frequencies (5G)	111
Table 61: Operating Frequencies (2G + 3G + 4G)	113



Figure Index

Figure 1: Functional Diagram	18
Figure 2: Pin Assignment (Top View)	19
Figure 3: DRX Run Time and Current Consumption in Sleep Mode	33
Figure 4: Sleep Mode Application via UART	33
Figure 5: Sleep Mode Application with USB Remote Wakeup	34
Figure 6: Sleep Mode Application with RI	35
Figure 7: Sleep Mode Application without Suspend Function	36
Figure 8: Reference Design of Power Supply	38
Figure 9: Power Supply Limits during Burst Transmission	39
Figure 10: Star Structure of the Power Supply	40
Figure 11: Reference Circuit of Turning on the Module with Driving Circuit	41
Figure 12: Reference Circuit of Turning on the Module with a Button	42
Figure 13: Power-up Timing	42
Figure 14: Power-down Timing	43
Figure 15: Reference Circuit of RESET_N with Driving Circuit	44
Figure 16: Reference Circuit of RESET_N with Button	
Figure 17: Reset Timing	45
Figure 18: Reference Circuit of USB Application	
Figure 19: Reference Circuit of USB_BOOT Interface	49
Figure 20: Reference Circuit of (U)SIM Interface with an 8-Pin (U)SIM Card Connector	50
Figure 21: Reference Circuit of a 6-Pin (U)SIM Card Connector	51
Figure 22: Reference Circuit of I2S Application with Audio Codec	53
Figure 23: Primary Mode Timing	54
Figure 24: Auxiliary Mode Timing	54
Figure 25: Reference Circuit of PCM Interface	55
Figure 26: UART Interface Connection	
Figure 27: Reference Circuit with Translator Chip	57
Figure 28: Reference Circuit with Transistor Circuit	58
Figure 29: Reference Circuit of SD Card Interface	
Figure 30: Reference Circuit of SPI Interface with a Level Translator	62
Figure 31: PCIe Interface Connection	64
Figure 32: Reference Circuit of the Network Status Indication	67
Figure 33: Reference Circuits of STATUS	68
Figure 34: Module with IPQ GPIO Application	69
Figure 35: Reference Circuit for RF Antenna Interfaces	80
Figure 36: Reference Circuit of GNSS Antenna	
Figure 37: Microstrip Design on a 2-layer PCB	84
Figure 38: Coplanar Waveguide Design on a 2-layer PCB	84
Figure 39: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)	84
Figure 40: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)	85
Figure 41: Dimensions of the Receptacles (Unit: mm)	87



Figure 42: Specifications of Mating Plugs Using Ø0.81 mm Coaxial Cables (Unit: mm)	88
Figure 43: Plug in a Coaxial Cable Plug	89
Figure 44: Pull out a Coaxial Cable Plug	89
Figure 45: Install the Coaxial Cable Plug with Fixture	90
Figure 46: Heatsink Placement	96
Figure 47: Heatsink Fixing	96
Figure 48: Module Top and Side Dimensions (Unit: mm)	97
Figure 49: Module Bottom Dimensions (Bottom View, Unit: mm)	98
Figure 50: Recommended Footprint	99
Figure 51: Top & Bottom Views of RG520N Series	100
Figure 52: Top & Bottom Views of RG520F Series	100
Figure 53: Recommended Reflow Soldering Thermal Profile	102
Figure 54: Carrier Tape Dimension Drawing	104
Figure 55: Plastic Reel Dimension Drawing	104
Figure 56: Packaging Process	105



1 Introduction

This document defines RG520F and RG520N series modules and describes their air interfaces and hardware interfaces which relate to customers' applications.

It can help customers quickly understand interface specifications, electrical and mechanical details, as well as other related information of the module. Associated with application notes and user guides, customers can use this module to design and to set up mobile applications easily.

1.1. Special Marks

Table 1: Special Marks

Mark	Definition	
*	Unless otherwise specified, when an asterisk (*) is used after a function, feature, interface, pin name, AT command, or argument, it indicates that the function, feature, interface, pin, AT command, or argument is under development and currently not supported; and the asterisk (*) after a model indicates that the sample of such model is currently unavailable.	
[]	Brackets ([]) used after a pin enclosing a range of numbers indicate all pins of the same type. For example, SDIO_DATA[0:3] refers to all four SDIO pins: SDIO_DATA0, SDIO_DATA1, SDIO_DATA2, and SDIO_DATA3.	



2 Product Overview

RG520F and RG520N series are 5G NR/LTE-FDD/LTE-TDD/WCDMA ¹ wireless communication modules, which provides data connectivity on 5G NR SA and NSA, LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA, and WCDMA networks. It also provides GNSS to meet your specific application demands.

RG520F and RG520N series are industrial-grade modules for industrial and commercial applications only.

The following tables show the brief introduction and supported frequency bands of the module. For CA and EN-DC configurations, refer to *document* [1], [2], [3] and [4].

Table 2: Brief Introduction of the Module

Categories	
Packaging and pin counts	LGA: 392
Dimensions	$(44.0 \pm 0.2) \text{ mm} \times (41.0 \pm 0.2) \text{ mm} \times (2.75 \pm 0.2) \text{ mm}$
Weight	Approx. 11 g
Wireless network functions	5G NR/LTE/WCDMA ¹
Variants	RG520F-NA*, RG520F-EU*, RG520N-NA, RG520N-EU

_

¹ WCDMA is only supported by RG520F-EU* and RG520N-EU.



2.1. Frequency Bands and Functions

Table 3: Wireless Network Type

Wireless Network Type	RG520F-NA* RG520N-NA	RG520F-EU* RG520N-EU
5G NR	n2/n5/n7/n12/n13/n14/n25/n26/n29/n30/ n38/n41/n48/n66/n70/n71/n77/n78	n1/n3/n5/n7/n8/n20/n28/n38/n40/n41/ n75/n76/n77/n78
LTE-FDD	B2/B4/B5/B7/B12/B13/B14/B17/B25/B26/ B29/B30/B66/B71	B1/B3/B5/B7/B8/B20/B28/B32
LTE-TDD	B38/B41/B42/B43/B46 (LAA) /B48	B38/B40/B41/B42/B43
WCDMA	-	B1/B5/B8
GNSS	GPS/GLONASS/BDS/Galileo/QZSS	GPS/GLONASS/BDS/Galileo/QZSS

2.2. Key Features

Table 4: Key Features

Features	Details		
Power Supply	Supply voltage: 3.3–4.4 V		
Power Supply	 Typical supply voltage: 3.8 V 		
	 Text and PDU mode 		
SMS	 Point-to-point MO and MT 		
SIVIS	SMS cell broadcast		
	SMS storage: ME by default		
(U)SIM Interfaces	Supports USIM/SIM card: 1.8 V, 2.95 V		
	Supports two digital audio interfaces: PCM and I2S		
Audio Features*	 WCDMA: AMR/AMR-WB 		
Audio Features	LTE: AMR/AMR-WB		
	 Supports echo cancellation and noise suppression 		
	 Supports 16-bit linear data format 		
PCM Interface*	 Supports long frame synchronization and short frame synchronization 		
r Givi internace	 Supports master and slave modes, but must be in master mode 		
	for long frame synchronization		
SPI Interface	 Provides a duplex, synchronous and serial communication link with 		
Of Fifterlace	the peripheral devices		



	One SPI interface, only supports master mode					
	 1.8 V operation voltage with clock rates up to 50 MHz 					
	One I2C interface					
I2C Interface*	 Comply with I2C Specification, Version 3.0 					
	Multi-master mode is not supported					
	 Supports 16-bit linear data format 					
	 I2S is a common 4-wire DAI (MCLK is not used in the desig 					
	normally) used in Hi-Fi, STB and portable devices					
I2S Interface*	 The Tx and Rx lines are used for audio transmission, whilst the b 					
120 Interface	clock and left/right clock synchronize the link					
	 I2S in either controller or codec state is able to drive (master) the bit 					
	clock and left/right clock lines					
	Can be multiplexed into PCM function					
	 Compliant with USB 3.1 and 2.0 specifications, with transmission 					
	rates up to 10 Gbps on USB 3.1 and 480 Mbps on USB 2.0					
USB Interface	 Used for AT command communication, data transmission, GNSS 					
	NMEA sentence output, software debugging and firmware upgrade					
	 USB Serial Driver: supports USB serial driver for Windows 7/8/8.1/10 					
	Linux 2.6–5.14, Android 4.x–11.x systems					
SDIO Interface	Supports SD 3.0 protocol					
	Main UART:					
	 Used for AT command communication 					
	 Baud rate: 115200 bps by default 					
	Debug UART:					
	 Used for Linux console and log output 					
	Baud rate: 115200 bps					
UART Interfaces	Bluetooth UART*:					
	 Used for Bluetooth communication 					
	Baud rate: 115200 bps					
	 Supports RTS and CTS hardware flow control 					
	COEX UART*:					
	 Used for WWAN/WLAN coexistence mechanism only for Qualcom 					
	platform					
	 Complaint with PCIe Gen 3, supports two lanes, 8 Gbps per lane 					
	 Complaint with PCle Gen 4, supports one lane, 16 Gbps per lane 					
PCle Interface	 Supports RC (Root Complex) mode and EP (End Point) mode 					
	 Can be used to connect an external Wi-Fi IC and used for Wi-Fi 					
	communication by default					
eSIM*	A space was reserved for eSIM inside the module					
Network Indication	NET_MODE and NET_STATUS to indicate network connectivity status					
AT Commercials	Compliant with 3GPP TS 27.007, 27.005 and Quectel enhanced A					
AT Commands	commands					



Rx-diversity	5G NR/LTE/WCDMA ¹				
Antenna Interfaces	 Cellular antenna interfaces: RG520F-NA*/RG520N-NA: 4 cellular antenna interfaces RG520F-EU*/RG520N-EU: 4 + 2 (optional) cellular antenna interfaces One GNSS antenna interface 				
Transmitting Power	 50 Ω impedance WCDMA ¹: Class 3 (24 dBm + 1/-3 dB) LTE-FDD: Class 3 (23 dBm ±2 dB) LTE-TDD: Class 3 (23 dBm ±2 dB) LTE B38/B41/B42 HPUE: Class 2 (26 dBm ±2 dB) ² 5G NR: Class 3 (23 dBm ±2 dB) 5G NR n38/n41/n77/n78 HPUE: Class 1.5 (29 dBm+2/-2 dB) ² 5G NR n48 (UL MIMO): 20dBm±2 dB 				
5G NR Features	 Supports 3GPP Rel-16 Supports UL 256QAM and DL 256QAM modulations Supports DL 4 × 4 MIMO ³ RG520F-NA*/RG520N-NA: n2/n5/n7/n12/n13/n14/n25/n26/n29/n30/n38/n41/n48/n66/n70/n71/n77/n78 RG520F-EU*/RG520N-EU: n1/n3/n5/n7/n8/n20/n28/n38/n40/n41/n75/n76/n77/n78 Supports UL 2 × 2 MIMO ⁴ RG520F-NA*/RG520N-RA: n38/n41/n77/n78 Supports SCS 15 kHz ⁵ and 30 kHz ⁵ Supports SA and NSA operation modes ⁶ Supports Option 3x, 3a, 3 and Option 2 Max. transmission data rates ⁷: NSA TDD: RG520F-NA*/RG520N-EU: Max. 3.2 Gbps (DL)/550 Mbps (UL) RG520N-NA/RG520N-EU:				

² HPUE only supports single carrier.

RG520F&RG520N_Series_Hardware_Design

 $^{^3}$ LB 4 × 4 MIMO is optional. Even if it is not required, to support LB + LB CA or EN-DC combinations, ANT0–ANT3 must support low bands.

⁴ UL 2 × 2 MIMO is only supported in 5G SA mode.

⁵ 5G NR FDD bands only support 15 kHz SCS, and NR TDD bands only support 30 kHz SCS.

⁶ See document [1], [2], [3] and [4] for bandwidth supported by each frequency band in the NSA and SA modes.

⁷ The maximum rates are theoretical and the actual values refer to the network configuration.



	May 4.0 Chas (DL)/000 Mhas (LL)
	Max. 4.0 Gbps (DL)/900 Mbps (UL)
	 Supports FDD and TDD Supports 1.4/3/5/10/15/20 MHz RF bandwidth Supports UL QPSK, 16QAM, 64QAM and 256QAM* modulations Supports DL QPSK, 16QAM, 64QAM and 256QAM modulations Supports DL 4 × 4 MIMO ³ RG520F-NA*/RG520N-NA: B2/B4/B5/B7/B12/B13/B14/B17/B25/B26/B29/B30/B38/B41/B42/
LTE Features	B43/B48/B66/B71 - RG520F-EU*/RG520N-EU: B1/B3/B5/B7/B8/B20/B28/B32/B38/B40/B41/B42/B43 ■ Max. transmission data rates ⁷ : RG520N-NA: LTE: 1.6 Gbps (DL)/200 Mbps (UL) - RG520F-NA*: LTE: 2.0 Gbps (DL)/200 Mbps (UL) - RG520N-EU: LTE: 1.6 Gbps (DL)/200 Mbps (UL) - RG520F-EU*:
UMTS Features	 LTE: 2.0 Gbps (DL)/200 Mbps (UL) Supports 3GPP R9 DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA Supports QPSK, 16QAM, 64QAM modulations Max. transmission data rates ⁷: DC-HSDPA: 42 Mbps (DL) DC-HSUPA: 5.76 Mbps (UL) WCDMA: 384 kbps (DL)/384 kbps (UL)
Internet Protocol Features	Supports NITZ, PING, QMI protocolsSupport PAP and CHAP for PPP connections
GNSS Features	 Support Dual-band GNSS: L1 and L5 Supports GPS, GLONASS, BDS, Galileo, QZSS Protocol: NMEA-0183 Data update rate: 1 Hz
Temperature Range	 Operating temperature range ⁸: -30 to +75 °C Extended temperature range ⁹: -40 to +85 °C Storage temperature range: -40 to +90 °C
Firmware Upgrade	Use USB interface or FOTA to upgrade

⁸ To meet this operating temperature range, you need to ensure effective thermal dissipation, for example, by adding passive or active heatsinks, heat pipes, vapor chambers, etc. Within this range, the module can meet 3GPP specifications. ⁹ To meet this extended temperature range, you need to ensure effective thermal dissipation, for example, by adding passive or active heatsinks, heat pipes, vapor chambers, etc. Within this range, the module remains the ability to establish and maintain functions such as voice, SMS, etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as P_{out}, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.

RoHS

All hardware components are fully compliant with EU RoHS directive

2.3. Functional Diagram

The following figure shows a block diagram of the module and illustrates the major functional parts.

- Power management
- Baseband
- DDR + NAND flash
- Radio frequency
- Peripheral interface




Figure 1: Functional Diagram



NOTE

- 1. RG520F-NA* and RG520N-NA have 5 antenna interfaces.
- RG520F-EU* and RG520N-EU have 7 antenna interfaces. ANT4 and ANT5 are used for CA
 combinations related to 1A-32A or 3A-32A. If there is no need for these CA combinations, ANT4 and
 ANT5 can be removed.

2.4. Pin Assignment

The following figure illustrates the pin assignment of the module.




Figure 2: Pin Assignment (Top View)



NOTE

- 1. Keep all RESERVED or unused pins unconnected.
- 2. All GND pins should be connected to ground.
- 3. For RG520F-NA* and RG520N-NA, pins 121 and 175 are RESERVED. For RG520F-EU* and RG520N-EU, pins 121 and 175 are optional for ANT4 and ANT5 separately, which is related to CA configuration.

2.5. Pin Description

The following table shows the DC characteristics and pin descriptions.

Table 5: I/O Parameters Definition

Туре	Description
Al	Analog Input
AO	Analog Output
AIO	Analog Input/Output
DI	Digital Input
DO	Digital Output
DIO	Digital Input/Output
OD	Open Drain
PI	Power Input
PO	Power Output

Table 6: Pin Description

Power Supply						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
VBAT_BB	235, 236, 238	PI	Power supply for the module's baseband part	Vmax = 4.4 V Vmin = 3.3 V Vnom = 3.8 V		



VBAT RF1	229, 230,	PI	Power supply for the module's RF	Vmax = 4.4 V Vmin = 3.3 V	
VDAI_IXI I	232, 233		part	Vnom = 3.8 V	
			Power supply for	Vmax = 4.4 V	
VBAT_RF2 10	107, 109,	ΡI	the module's RF	Vmin = 3.3 V	
_	110, 112		part	Vnom = 3.8 V	
			Provides 0.95 V	Vnom = 0.95 V	
VDD_WIFI_VL	266, 267	PO	for Wi-Fi/Bluetooth	I_0 max = 1.7 A	
			modules		_
			Provides 1.28 V	Vmax = 1.35 V	Power supply for
VDD_WIFI_VM	268	PO	for Wi-Fi/Bluetooth	Vnom = 1.28 V	Wi-Fi/Bluetooth
			modules	I _O max = 400 mA	modules.
			Provides 1.88 V	Vnom = 1.88 V	
VDD_WIFI_VH	269	PO	for Wi-Fi/Bluetooth	I_0 max = 400 mA	
			modules		
			Provides 1.8 V for	Vnom = 1.8 V	Power supply for
VDD_EXT	66	PO	external circuits	I_0 max = 50 mA	external GPIO's
			external circuits	10111ax - 30 111A	pull-up circuits.
					2–129, 131–134, 136, 3 164 167–170 172
GND	137, 140– 173, 176,	147, 14 178, 17	9, 151, 152, 154–156	6, 158, 160, 161, 163 7, 188, 190, 191, 194	3, 164, 167–170, 172, 4–197, 200, 202, 203,
GND Turn on/off	137, 140– 173, 176,	147, 14 178, 17	9, 151, 152, 154–156 9, 181, 182, 185, 18	6, 158, 160, 161, 163 7, 188, 190, 191, 194	3, 164, 167–170, 172, 4–197, 200, 202, 203,
	137, 140– 173, 176,	147, 14 178, 17	9, 151, 152, 154–156 9, 181, 182, 185, 18	6, 158, 160, 161, 163 7, 188, 190, 191, 194	3, 164, 167–170, 172, 4–197, 200, 202, 203,
Turn on/off	137, 140– 173, 176, 205, 206, 2	147, 14 178, 17 209, 21	9, 151, 152, 154–156 9, 181, 182, 185, 183 1, 212, 214, 215, 224,	5, 158, 160, 161, 163 7, 188, 190, 191, 194 226, 227, 228, 231, 2	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392
Turn on/off Pin Name	137, 140– 173, 176, 205, 206, 2	147, 14 178, 17 209, 21	9, 151, 152, 154–156 9, 181, 182, 185, 183 1, 212, 214, 215, 224, Description Turns on/off the	5, 158, 160, 161, 163, 7, 188, 190, 191, 194, 226, 227, 228, 231, 2	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up
Turn on/off Pin Name	137, 140– 173, 176, 205, 206, 2	147, 14 178, 17 209, 21	9, 151, 152, 154–156 9, 181, 182, 185, 183 1, 212, 214, 215, 224, Description Turns on/off the	5, 158, 160, 161, 163, 7, 188, 190, 191, 194, 226, 227, 228, 231, 2	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V.
Turn on/off Pin Name PWRKEY	137, 140– 173, 176, 205, 206, 2	147, 14 178, 17 209, 21	9, 151, 152, 154–156 79, 181, 182, 185, 187 1, 212, 214, 215, 224, Description Turns on/off the module	5, 158, 160, 161, 163 7, 188, 190, 191, 194 226, 227, 228, 231, 2 DC Characteristics 1.8 V high level	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up
Turn on/off Pin Name PWRKEY	137, 140– 173, 176, 205, 206, 2	147, 14 178, 17 209, 21	9, 151, 152, 154–156 79, 181, 182, 185, 187 1, 212, 214, 215, 224, Description Turns on/off the module	5, 158, 160, 161, 163 7, 188, 190, 191, 194 226, 227, 228, 231, 2 DC Characteristics 1.8 V high level	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up to 1.8 V with a
Turn on/off Pin Name PWRKEY RESET_N	137, 140– 173, 176, 205, 206, 2	147, 14 178, 17 209, 21	9, 151, 152, 154–156 79, 181, 182, 185, 187 1, 212, 214, 215, 224, Description Turns on/off the module	5, 158, 160, 161, 163 7, 188, 190, 191, 194 226, 227, 228, 231, 2 DC Characteristics 1.8 V high level	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up to 1.8 V with a
Turn on/off Pin Name PWRKEY RESET_N Status Indication	137, 140– 173, 176, 205, 206, 2 Pin No.	147, 14 178, 17 209, 21 ² I/O DI	9, 151, 152, 154–156 79, 181, 182, 185, 18 1, 212, 214, 215, 224, Description Turns on/off the module Resets the module	DC Characteristics 1.8 V high level	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up to 1.8 V with a 40 kΩ resistor.
Turn on/off Pin Name PWRKEY RESET_N Status Indication	137, 140– 173, 176, 205, 206, 2 Pin No.	147, 14 178, 17 209, 21 ² I/O DI	9, 151, 152, 154–156 79, 181, 182, 185, 187 1, 212, 214, 215, 224, Description Turns on/off the module Resets the module Description	DC Characteristics 1.8 V high level	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up to 1.8 V with a 40 kΩ resistor.
Turn on/off Pin Name PWRKEY RESET_N Status Indication Pin Name	137, 140– 173, 176, 205, 206, 2 Pin No. 7	147, 14 178, 17 209, 21 ² I/O DI	9, 151, 152, 154–156 79, 181, 182, 185, 18 1, 212, 214, 215, 224, Description Turns on/off the module Resets the module Description Indicates the	DC Characteristics 1.8 V DC Characteristics 1.8 V	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up to 1.8 V with a 40 kΩ resistor.
Turn on/off Pin Name PWRKEY RESET_N Status Indication Pin Name	137, 140– 173, 176, 205, 206, 2 Pin No. 7	147, 14 178, 17 209, 21 ² I/O DI	9, 151, 152, 154–156 79, 181, 182, 185, 187 1, 212, 214, 215, 224, Description Turns on/off the module Resets the module Description Indicates the module's operation	DC Characteristics 1.8 V high level	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up to 1.8 V with a 40 kΩ resistor.
Turn on/off Pin Name PWRKEY RESET_N Status Indication Pin Name	137, 140– 173, 176, 205, 206, 2 Pin No. 7	147, 14 178, 17 209, 21 ² I/O DI	9, 151, 152, 154–156 79, 181, 182, 185, 18 1, 212, 214, 215, 224, Description Turns on/off the module Resets the module Description Indicates the module's operation status Indicates whether the module has	DC Characteristics 1.8 V DC Characteristics 1.8 V	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up to 1.8 V with a 40 kΩ resistor.
Turn on/off Pin Name PWRKEY RESET_N Status Indication Pin Name STATUS	137, 140– 173, 176, 205, 206, 2 Pin No. 7 8 Pin No. 237	147, 14 178, 17 209, 21 ² I/O DI I/O DO	9, 151, 152, 154–156 79, 181, 182, 185, 187 1, 212, 214, 215, 224, Description Turns on/off the module Resets the module Description Indicates the module's operation status Indicates whether	DC Characteristics 1.8 V DC Characteristics 1.8 V	3, 164, 167–170, 172, 4–197, 200, 202, 203, 234, 299–392 Comment Internally pulled up to 1.8 V. Internally pulled up to 1.8 V with a 40 kΩ resistor.

¹⁰ VBAT_RF2 should be connected to an external VBAT power supply while PC 1.5 (which is optional for customers) is designed; otherwise, it is only used to connect decoupling capacitors.



			network		
			Indicates the		
NET_STATUS	243	DO	module's network activity status		
SLEEP_IND	102	DO	Indicates the module's sleep mode		
USB Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_VBUS	82	Al	USB connection detect	Vmax = 5.25 V Vmin = 3.3 V Vnom = 5.0 V	For USB connection detection only, not power supply.
USB_DP	83	AIO	USB differential data (+)		Requires differential impedance of
USB_DM	85	AIO	USB differential data (-)		90 Ω . USB 2.0 compliant.
USB_SS_TX_P	91	АО	USB 3.1 super-speed transmit (+)		
USB_SS_TX_M	89	АО	USB 3.1 super-speed transmit (-)		Requires differential impedance of
USB_SS_RX_P	88	Al	USB 3.1 super-speed receive (+)		85 Ω. USB 3.1 Gen2 compliant.
USB_SS_RX_M	86	Al	USB 3.1 super-speed receive (-)		
(U)SIM Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USIM1_VDD	245	РО	(U)SIM1 card power supply	1.8/2.95 V	
USIM1_DATA	248	DIO	(U)SIM1 card data		
USIM1_CLK	247	DO	(U)SIM1 card clock	USIM1_VDD 1.8/2.95 V	
USIM1_RST	244	DO	(U)SIM1 card reset	· 	



USIM1_DET	249	DI	(U)SIM1 card hot-plug detect	1.8 V	If unused, keep it open.
USIM2_VDD	250	РО	(U)SIM2 card power supply	1.8/2.95 V	орен.
USIM2_DATA	251	DIO	(U)SIM2 card data		
USIM2_CLK	253	DO	(U)SIM2 card clock	USIM2_VDD 1.8/2.95 V	
USIM2_RST	254	DO	(U)SIM2 card reset		
USIM2_DET	252	DI	(U)SIM2 card hot-plug detect	1.8 V	If unused, keep it open.
Main UART Interf	face				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
MAIN_TXD	68	DO	Main UART transmit		
MAIN_RXD	70	DI	Main UART receive	1.8 V	
MAIN_RI*	100	DO	Main UART ring indication		
MAIN_DTR	258	DI	Main UART data terminal ready	-	
MAIN_DCD*	261	DO	Main UART data carrier detect		
Bluetooth UART	Interface*				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
BT_TXD	59	DO	Bluetooth UART transmit		
BT_RXD	63	DI	Bluetooth UART receive	_	
BT_RTS	61	DI	DTE request to send signal to DCE	1.8 V	Connect to DTE's RTS.
BT_CTS	62	DO	DTE clear to send signal from DCE	-	Connect to DTE's CTS.
Debug UART Inte	erface				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment



DBG_RXD	108	DI	Debug UART receive	4.0.1/	
DBG_TXD	105	DO	Debug UART transmit	– 1.8 V	
I2C Interface*					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
I2C_SCL	77	OD	I2C serial clock		Pull each of them up to VDD_EXT
I2C_SDA	78	OD	I2C serial data	1.8 V	with an external 4.7 kΩ resistor. If unused, keep them open.
I2S Interface*					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
12S_WS	259	DIO	I2S word select		In master mode, it is an output signal. In slave mode, it is an input signal. Can be multiplexed into PCM_SYNC.
I2S_SCK	256	DIO	I2S clock	1.8 V	In master mode, it is an output signal. In slave mode, it is an input signal. Can be multiplexed into PCM_CLK.
I2S_DIN	257	DI	I2S data in		Can be multiplexed into PCM_DIN.
I2S_DOUT	255	DO	I2S data out	_	Can be multiplexed into PCM_DOUT.
MCLK	79	DO	Clock output for codec		If unused, keep it open.
PCM Interface*					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PCM_SYNC	71	DIO	PCM data frame sync	101/	In master mode, it is an output signal.
PCM_CLK	73	DIO	PCM clock	– 1.8 V	In slave mode, it is an input signal.



PCM_DIN	74	DI	PCM data input	-	If unused, keep it
PCM_DOUT	76	DO	PCM data output		open.
PCIe Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PCIE_REFCLK_P	40	AIO	PCIe reference clock (+)		
PCIE_REFCLK_M	38	AIO	PCIe reference clock (-)	_	
PCIE_TX0_M	44	AO	PCle transmit 0 (-)		
PCIE_TX0_P	46	АО	PCle transmit 0 (+)	-	Requires differential impedance of 85 Ω .
PCIE_TX1_M	41	AO	PCle transmit 1 (-)		One PCIe port is
PCIE_TX1_P	43	AO	PCle transmit 1 (+)	-	supported. It can be either Gen 3 2-lane
PCIE_RX0_M	32	Al	PCIe receive 0 (-)		or Gen 4 1-lane.
PCIE_RX0_P	34	Al	PCIe receive 0 (+)		
PCIE_RX1_M	35	Al	PCIe receive 1 (-)	-	
PCIE_RX1_P	37	Al	PCIe receive 1 (+)		
PCIE_CLKREQ_N	36	OD	PCle clock request		In root complex mode, it is an input signal. In endpoint mode, it is an output signal.
PCIE_RST_N	39	DIO	PCle reset	1.8 V	In root complex mode, it is an output signal. In endpoint mode, it is an input signal.
PCIE_WAKE_N	30	OD	PCle wake up		In root complex mode, it is an input signal. In endpoint mode, it is an output signal.
WWAN/WLAN App	lication Into	erface*			
Pin Name	Pin No.	I/O	Description	DC	Comment



				Characteristics	
COEX_RXD	65	DI	Coexistence UART receive	_	Only for Qualcomn platform. Signal interface used for WWAN/WLAN coexistence
COEX_TXD	67	DO	Coexistence UART transmit		mechanism. Pin 65 can be multiplexed into SDX2AP_E911 function. Pin 67 can be multiplexed into SDX2AP_STATUS function. For details, please contact Quectel Technical Supports.
HST_LAA_TX_EN	135	DO	Notifies LAA/n79 transmission from SDR transceiver to WLAN	1.8 V	This pin is used for the coexistence of n79 and Wi-Fi 5G. If n79 is needed in customer future project with Quectel modules, then this pin shall be pulled out and reserved; otherwise, the pin can be NC.
HST_WL_TX_EN	138	DI	Notifies WLAN transmission from WLAN to SDR transceiver	-	can be ivo.
WLAN_PWR_ EN1	216	DO	Controls WLAN PA power	_	
WLAN_PWR_ EN2	219	DO	Controls WLAN other power	-	
BT_EN	64	DO	Bluetooth enable	-	
WLAN_EN	222	DO	WLAN enable		



WL_SW_CTRL	180	DI	76.8 MHz system clock request		
WLAN_SLP_CLK	225	AO	32.768 kHz sleep clock output	_	
RF_CLK3_WL	246	АО	76.8 MHz system clock output	Vmax = 1.08 V Vnom = 1.05 V Vmin = 1.02 V	
SDX_TO_WL_CTI	276	DO	-		Not used by default. Keep it open.
WLAN_PA_ MUTING	162	DO	GPIO from SDX to disable WLAN PA	_	
WL_LAA_AS_EN	159	DO	GPIO to allow WWAN to power on WLAN 0.8 V AON domain, when WLAN is sleeping or disabled. Additionally, the control logic in WLAN AON domain allows SDR to control 5G WLAN xLNA (LNA in FEMs)	1.8 V	
WL_LAA_RX	201	DO	SoC signal to set 5G xLNA to high gains or high isolation when both chains (LAA and 5G WLAN) are active simultaneously. No individual control for each chain	_	
WL_TO_SDX_CTI	275	DI	-		Not used by default. Keep it open.
SDIO Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment



SDIO_VDD	60	PI	SDIO power supply		1.8/2.85 V configurable input. If unused, connect it to VDD_EXT.
SDIO_DATA0	49	DIO	SDIO data bit 0		
SDIO_DATA1	50	DIO	SDIO data bit 1	The power domain of SD I/O pins depends on SDIO_VDD. If unused, keep them open.	
SDIO_DATA2	51	DIO	SDIO data bit 2		
SDIO_DATA3	52	DIO	SDIO data bit 3		If unused, keep them open.
SDIO_CMD	48	DIO	SDIO command		
SDIO_CLK	47	DO	SDIO clock		
SDIO_PWR_EN	53	DO	SDIO power supply enable		_
SDIO_PWR_ VSET	56	DO	SDIO power domain set	_	
SDIO_DET	55	DI	SD hot-plug detect	1.8 V	Pull it up to VDD_EXT with a 470 kΩ resistor. If unused, keep it open.

Antenna li	nterfaces	for	RG520F-NA	RG520N-NA
------------	-----------	-----	-----------	-----------

Pin Name	Pin No.	I/O	Description	Comment
ANT0	130	AIO	Antenna 0 interface: - 5G NR: n41 TRX1 & n77/n78 TRX0 - LTE: LMB_TRX0 & HB_TRX1 & UHB_TRX0	
ANT1	157	AIO	Antenna 1 interface: - 5G NR: n41 DRX MIMO & n77/n78 DRX MIMO - LTE: LMB_PRX MIMO & HB_DRX MIMO & UHB_DRX MIMO & LAA_PRX	50 Ω impedance.
ANT2	166	AIO	Antenna 2 interface: - 5G NR: n41 PRX MIMO & n77/n78 PRX MIMO - LTE: LMB_DRX MIMO & HB_PRX MIMO & UHB_PRX MIMO & LAA_DRX	



		AIO	Antenna 3 interface:	
ANT3	404		- 5G NR: n41 TRX0 & n77/n78 TRX1	
ANTS	184		 LTE: LMB_TRX1 & HB_TRX0 & 	
			UHB_TRX1	
ANT GNSS	193	Al	GNSS antenna interface:	
ANT_GN33			- L1/L5	

Antenna Interfaces for RG520F-EU*/RG520N-EU

Pin Name	Pin No.	I/O	Description	Comment
ANT0	130	AIO	Antenna 0 interface: - 5G NR: n41 TRX1 & n77/n78 TRX0 - LTE: LMB_TRX0 & HB_TRX1 & UHB_TRX0 - WCDMA: LMB_TRX	
ANT1	157	AIO	Antenna 1 interface: - 5G NR: n41 DRX MIMO & n77/n78 DRX MIMO - LTE: LMB_PRX MIMO & HB_DRX MIMO & UHB_DRX MIMO	_
ANT2	166	AIO	Antenna 2 interface: - 5G NR: n41 PRX MIMO & n77/n78 PRX MIMO - LTE: LMB_DRX MIMO & HB_PRX MIMO & UHB_PRX MIMO	$50~\Omega$ impedance.
ANT3	184	AIO	Antenna 3 interface: - 5G NR: n41 TRX0 & n77/n78 TRX1 - LTE: LMB_TRX1 & HB_TRX0 & UHB_TRX1 - WCDMA: LMB_DRX	_
ANT4	121	Al	Antenna 4 interface: - LTE: B32_PRX (optional)	_
ANT5	175	Al	Antenna 5 interface: - LTE: B32_DRX (optional)	_
ANT_GNSS	193	Al	GNSS antenna interface: - L1/L5	

Antenna Tuner Control Interface*

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SDR_GRFC0	171	DO	GRFC interface dedicated for external antenna tuner control		If unused, keep
SDR_GRFC1	174	DO		1.8 V	them open.



SPI Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SPI_CLK	210	DO	SPI clock		
SPI_CS	207	DO	SPI chip select	Only master mode is supported.	Only master made
SPI_MISO	213	DI	SPI master-in slave-out		•
SPI_MOSI	204	DO	SPI master-out slave-in		
ADC Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ADC0	241	Al	General-purpose ADC interface	Voltage range: 0–1.875 V	
Time Service and	Time Service and Repeater Interface*				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
GPIO_32	98	DO	Supports time service and repeater functions; supports 1PPS pulse output and frame synchronization	1.8 V	Can be multiplexed into AP2SDX_ STATUS function. For details, please contact Quectel Technical Supports.
Other Interface Pin	ns				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_BOOT	81	DI	Forces the module to enter emergency download mode		
EXT_RST	75	DO	External audio reset	- 1.8 V	
EXT_INT	281	DI	External audio interrupt		
W_DISABLE#	114	DI	Airplane mode control		
ETH1_PWR_EN*	220	DO	Ethernet PHY 1		These pins are the



			power enable	control pins of PHY chip recommended
ETH2_PWR_EN*	223	DO	Ethernet PHY 2 power enable	by the platform.
ETH1_INT_N*	221	DI	Interrupts input from Ethernet PHY 1	
ETH2_INT_N*	104	DI	Interrupts input from Ethernet PHY 2	

RESERVED Pins		
Pin Name	Pin No.	Comment
RESERVED	1–6, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 27, 28, 29, 31, 45, 54, 57, 58, 69, 72, 80, 87, 92–95, 97, 99, 101, 103, 106, 111, 117, 120, 139, 148, 150, 153, 165, 177, 183, 186, 189, 192, 198, 199, 208, 217, 218, 239, 242, 260, 262–265, 270, 271–273, 274, 277–280, 282–298	Keep these pins unconnected.

NOTE

- 1. RG520F-NA* and RG520N-NA: 4 antenna interfaces + 1 GNSS antenna interface (ANT0/1/2/3 + ANT_GNSS).
- 2. RG520F-EU* and RG520N-EU: 4 + 2 (optional) cellular antenna interfaces + 1 GNSS antenna interface (ANT0/1/2/3 + ANT4/5 (optional) + ANT_GNSS).

2.6. EVB

In order to help customers to develop applications with the module conveniently, Quectel supplies an evaluation board (5G EVB), USB data cable, earphone, antenna, and other peripherals to control or to test the module. For more details, please refer to **document [5]**.



3 Operating Characteristics

3.1. Operating Modes

The table below outlines operating modes of the module.

Table 7: Overview of Operating Modes

Mode	Details			
Normal Operation	ldle	Software is active. The module is registered on the network and ready to send and receive data.		
	Talk/Data	Network connection is ongoing. In this mode, the power consumption is decided by network setting and data transfer rate.		
Minimum	AT+CFUN=0 command can set the module to a minimum functionality mode. In			
Functionality Mode	this case, both RF function and (U)SIM card will be invalid.			
Airplane Mode	AT+CFUN=4 command or driving W_DISABLE# LOW will set the module to airplane mode. In this case, RF function will be invalid.			
Sleep Mode	In this mode, current consumption of the module will be reduced to the minimal level. In this mode, the module can still receive paging, SMS, voice call and TCP/UDP data from network.			
Power Down Mode	In this mode, the VBAT power supply is constantly turned on and the software stops working.			

NOTE

For more details about AT command, see document [6].



3.2. Sleep Mode

DRX of the module is able to reduce the current consumption to a minimum value during sleep mode. The diagram below illustrates the relationship between the DRX run time and the current consumption of the module in this mode.




Figure 3: DRX Run Time and Current Consumption in Sleep Mode

3.2.1. UART Application Scenario

If the host communicates with the module via UART interface, the following two preconditions should be met to set the module enter sleep mode:

- Execute AT+QSCLK=1 command to enable sleep mode.
- Drive MAIN_DTR high.

The figure illustrates the connection between the module and the host.




Figure 4: Sleep Mode Application via UART



- Driving MAIN_DTR low with the host will wake up the module.
- When the module has a URC to report, MAIN_RI signal will wake up the host. Please refer to Chapter 4.15 for details about RI behavior.

3.2.2. USB Application Scenario

3.2.2.1.USB Application with USB Remote Wakeup Function

If the host supports USB suspend/resume and remote wakeup function, the following three preconditions can make the module enter the sleep mode.

- Execute AT+QSCLK=1 to enable sleep mode.
- Ensure the MAIN DTR is held at high level or keep it open.
- Ensure the host's USB bus, which is connected with the module's USB interface, enters suspend state.




Figure 5: Sleep Mode Application with USB Remote Wakeup

- Sending data to the module through USB will wake up the module.
- When the module has a URC to report, the module will send remote wake-up signals to USB Bus to wake up the host.

3.2.2.2.USB Application with USB Suspend/Resume and MAIN_RI Function

If the host supports USB Suspend/Resume, but does not support remote wakeup function, the MAIN_RI signal is needed to wake up the host.



In this case, the following three preconditions can make the module enter the sleep mode.

- Execute AT+QSCLK=1 command to enable sleep mode.
- Ensure MAIN_DTR is held at a high level or keep it open.
- The host's USB Bus, which is connected with the module's USB interface, enters suspend state.

The following figure illustrates the connection between the module and the host.




Figure 6: Sleep Mode Application with RI

- Sending data to the module through USB will wake up the module.
- When the module has a URC to report, the MAIN_RI signal will wake up the host.

3.2.2.3.USB Application without USB Suspend Function

If the host does not support USB suspend function, disconnect USB_VBUS with an external control circuit to make the module enter sleep mode.

- Execute AT+QSCLK=1 command to enable sleep mode.
- Ensure the MAIN DTR is held at a high level or keep it open.
- Disconnect USB VBUS.

The figure illustrates the connection between the module and the host.






Figure 7: Sleep Mode Application without Suspend Function

Turn on the power switch and supply power to USB VBUS will wake up the module.



Please pay attention to the level match shown in dotted line between the module and the host.

3.3. Airplane Mode

When the module enters airplane mode, the RF function will be disabled, and all AT commands related to it will be inaccessible. This mode can be set via the following ways.

3.3.1. Hardware

The W_DISABLE# pin is pulled up by default. Its control function for airplane mode is disabled by default and AT+QCFG= "airplanecontrol", 1 can be used to enable the function. Driving it low will set the module enter airplane mode.

3.3.2. Software

AT+CFUN=<fun> command provides choices of the functionality level through setting <fun> into 0, 1 or 4.

• AT+CFUN=0: Minimum functionality (disable RF function and (U)SIM function).



- AT+CFUN=1: Full functionality (default).
- AT+CFUN=4: Airplane mode (disable RF function).

NOTE

The execution of AT+CFUN command will not affect GNSS function.

3.4. Power Supply

3.4.1. Power Supply Pins

The module provides 11 VBAT pins dedicated to the connection with the external power supply. There are three separate voltage domains for VBAT.

- Four VBAT_RF1 pins and four VBAT_RF2 pins for RF part.
- Three VBAT_BB pins for baseband part.

Table 8: Pin Definition of Power Supply

Pin Name	Pin No.	I/O	Description	Min.	Тур.	Max.	Unit
VBAT_BB	235, 236, 238	PI	Power supply for the module's baseband part	3.3	3.8	4.4	V
VBAT_RF1	229, 230, 232, 233	PI	Power supply for the module's RF part	3.3	3.8	4.4	V
VBAT_RF2 ¹¹	107, 109, 110, 112	PI	Power supply for the module's RF part	3.3	3.8	4.4	V
GND	119, 122–129 149, 151, 152 164, 167–170 182, 185, 187	2, 131–13 2, 154–15 3, 172, 17 7, 188, 19 5, 206, 20	90, 96, 113, 115, 116, 118, 4, 136, 137, 140–147, 6, 158, 160, 161, 163, 3, 176, 178, 179, 181, 0, 191, 194–197, 200, 9, 211, 212, 214, 215, 224, 4, 299–392	-	0	-	V

. .

¹¹ VBAT_RF2 should be connected to an external VBAT power supply while PC 1.5 (which is optional for customers) is designed; otherwise, it is only used to connect decoupling capacitors.



3.4.2. Reference Design for Power Supply

The performance of the module largely depends on the power source. The power supply of the module should be able to provide sufficient current of 3 A at least. If the voltage drops between input and output is not too high, it is suggested that an LDO should be used to supply power to the module. If there is a big voltage difference between input and the desired output VBAT, a buck converter is preferred as the power supply.

The following figure shows a reference design for +5 V input power source. The designed output of the power supply is about 3.8 V and the maximum rated current is 3 A.




Figure 8: Reference Design of Power Supply

NOTE

To avoid damaging internal flash, do not switch off the power supply when the module works normally. Only after shutting down the module with PWRKEY or AT command can you cut off the power supply.

3.4.3. Power Supply

AT+CBC command can monitor the VBAT_BB voltage value. For more details, please refer to **document** [6].



3.4.4. Voltage Stability Requirements

The power supply range of the module is from 3.3 V to 4.4 V. Please make sure the input voltage will never drop below 3.3 V.




Figure 9: Power Supply Limits during Burst Transmission

To decrease voltage 's drop, a bypass capacitor of about 100 μF with low ESR should be used, and a same bypass capacitor of about 100 μF need to be reserved. On the other hand, a multi-layer ceramic chip (MLCC) capacitor array should also be reserved due to its ultra-low ESR. It is recommended to use 22 ceramic capacitors for composing the MLCC array, and place these capacitors close to VBAT pins. The main power supply from an external application must be a single voltage source and can be expanded to two sub paths with the star structure. The width of VBAT_BB trace should be no less than 1.2 mm. The width of VBAT_RF1 and VBAT_RF2 trace should be no less than 2 mm. In principle, the longer the VBAT trace is, the wider it will be.

In addition, in order to ensure the stability of the power supply, it is necessary to add a high-power TVS at the front end of the power supply. Reference circuit is shown as below:






Figure 10: Star Structure of the Power Supply

NOTE

- 1. MLCC array for VBAT_BB includes 100 μ F, 100 nF, 6.8 nF, 220 pF, 68 pF and a 100 μ F is reserved.
- 2. MLCC array for VBAT_RF1 and VBAT_RF2 includes 100 μ F, 100 nF, 220 pF, 68 pF, 15 pF, 9.1 pF, 4.7 pF and a 100 μ F is reserved.
- 3. R3 needs to be reserved since VBAT_RF2 should be connected to an external VBAT power supply while PC 1.5 (which is optional for customers) is designed.



3.5. Turn On

3.5.1. Turn on the Module with PWRKEY

Table 9: Pin Definition of PWRKEY

Pin Name	Pin No.	I/O	Description	Comment
PWRKEY	7	DI	Turns on/off the module	Internally pulled up.

When the module is in power off mode, it can be turned on and enter normal operation mode by driving PWRKEY low for at least 500 ms. It is recommended to use an open drain/collector driver to control PWRKEY. After STATUS pin outputs a high level, PWRKEY can be released.




Figure 11: Reference Circuit of Turning on the Module with Driving Circuit

Another way to control the PWRKEY is by using a button directly. When pressing the button, an electrostatic strike may generate from finger. Therefore, a TVS component shall be placed near the button for ESD protection.






Figure 12: Reference Circuit of Turning on the Module with a Button

The turn on scenario is illustrated in the following figure.




Figure 13: Power-up Timing





Please ensure that VBAT is stable for at least 30 ms before pulling down the PWRKEY.

3.6. Turn Off

3.6.1. Turn off the Module with PWRKEY

Driving PWRKEY low for at least 800 ms, then the module will execute power-down procedure after the PWRKEY is released.




Figure 14: Power-down Timing

3.6.2. Turn off the Module with AT Command

It is safe to use **AT+QPOWD** command to turn off the module, which is similar to turn off the module via PWRKEY pin.

Please refer to *document [6]* for details about AT+QPOWD command.



NOTE

- 1. In order to avoid damaging the internal flash, please do not switch off the power supply when the module works normally. Only after the module is power off by PWRKEY or AT command, the power supply can be cut off.
- 2. When turning off module with AT command, please keep PWRKEY at a high level after the execution of power-off command. Otherwise, the module will be turned on again after turned off.

3.7. Reset

The module can be reset by driving RESET_N low for at least 500 ms and then releasing it. The RESET_N signal is sensitive to interference, so it is recommended to route the trace as short as possible and surround it with ground.

Table 10: Pin Definition of RESET

Pin Name	Pin No.	I/O	Description	Comment
RESET_N	8	DI	Resets the module	Internally pulled up to 1.8 V.

The recommended circuit is the same as the PWRKEY control circuit. An open drain/collector driver or button can be used to control the RESET_N.




Figure 15: Reference Circuit of RESET_N with Driving Circuit






Figure 16: Reference Circuit of RESET_N with Button




Figure 17: Reset Timing

NOTE

- 1. Use RESET N only when you fail to turn off the module with the AT+QPOWD and PWRKEY.
- 2. Ensure that there is no large capacitance on PWRKEY and RESET_N pins.



4 Application Interfaces

4.1. USB Interface

The module provides one USB interface. The USB interface complies with the USB 3.1 and USB 2.0 specifications, and supports Super-Speed (10 Gbps) for USB 3.1, High-Speed (480 Mbps) and Full-Speed (12 Mbps) for USB 2.0.

Table 11: Functions of the USB Interface

Functions	
AT command communication	\checkmark
Data transmission	\checkmark
GNSS NMEA sentence output	\checkmark
Software debugging	\checkmark
Firmware upgrade	\checkmark
Voice over USB*	\checkmark

Pin definition of the USB interface is here as follows:

Table 12: Pin Definition of USB Interface

Pin Name	Pin No.	I/O	Description	Comment
USB_VBUS	82	Al	USB connection detect	For USB connection detection only, not power supply.
USB_DP	83	AIO	USB differential data (+)	Requires differential
USB_DM	85	AIO	USB differential data (-) USB 2.0 complia	USB 2.0 compliant.



USB_SS_TX_P	91	AO	USB 3.1 super-speed transmit (+)	
USB_SS_TX_M	89	AO	USB 3.1 super-speed transmit (-)	Requires differential
USB_SS_RX_P	88	Al	USB 3.1 super-speed receive (+)	impedance of 85 Ω.USB 3.1 Gen2 compliant.
USB_SS_RX_M	86	Al	USB 3.1 super-speed receive (-)	

It is recommended to reserve test points for debugging and firmware upgrading in your designs.




Figure 18: Reference Circuit of USB Application

To ensure the signal integrity of USB data lines, you must place R1, R2, R3, R4, C1 and C2 close to the module, C3 and C4 close to the host, and keep these resistors close to each other. Keep the extra stubs of trace as short as possible.

The following principles should be complied with when designing the USB interface, to meet USB specifications.

- It is important to route the USB signal traces as differential pairs with ground surrounded. The impedance of USB 2.0 differential trace is 90 Ω . The impedance of USB 3.1 differential trace is 85 Ω .
- For USB 2.0 signal traces, the trace as length should be less than 250 mm, length matching of each differential data pair (DP/DM) should be less than 2 mm (14 ps). For USB 3.1 signal traces, length



- matching of each differential data pair (Tx/Rx) should be less than 0.7 mm (5 ps), while the matching between Tx and Rx should be less than 10 mm.
- Do not route signal traces under crystals, oscillators, magnetic devices, PCle and RF signal traces. It
 is important to route the USB differential traces in inner-layer of the PCB, and surround the traces
 with ground on that layer and ground planes above and below.
- Junction capacitance of the ESD protection components might cause influences on USB data lines, so please pay attention to the selection of the components. Typically, the stray capacitance should be less than 1.0 pF for USB 2.0, and less than 0.15 pF for USB 3.1.
- Keep the ESD protection components as close to the USB connector as possible
- If possible, reserve a 0 Ω resistor on USB_DP and USB_DM lines respectively.

For more details about the USB specifications, please visit http://www.usb.org/home.

Table 13: USB Trace Length in the Module

Pin No.	Pin Name	Length (mm)	Length difference (P-M) (mm)
83	USB_DP	31.10	0.05
85	USB_DM	31.15	0.03
91	USB_SS_TX_P	32.90	- - 0.12
89	USB_SS_TX_M	33.02	0.12
88	USB_SS_RX_P	30.90	0.17
86	USB_SS_RX_M	30.73	- - 0.17

NOTE

- 1. Only USB 2.0 interface supports firmware upgrade.
- Both USB 3.1 interface and PCIe Gen 3 interface support data transmission, and USB 3.1 interface is used by default. If you want to use PCIe interface for data communication, set it with AT+QCFG via USB 2.0. For more details about AT command, see document [6].

4.2. USB_BOOT Interface

The module provides a USB_BOOT pin. You can pull up USB_BOOT to VDD_EXT before powering on the module, thus the module will enter emergency download mode when powered on. In this mode, the module supports firmware upgrade over USB 2.0 interface.






Figure 19: Reference Circuit of USB_BOOT Interface

4.3. (U)SIM Interfaces

(U)SIM interfaces circuitry meet *ETSI* and *IMT-2000* requirements. Both Class B (2.95 V) and Class C (1.8 V) (U)SIM cards are supported, and Dual SIM Single Standby* function is supported.

Table 14: Pin Definition of (U)SIM Interfaces

Pin Name	Pin No.	I/O	Description	Comment
USIM1_VDD	245	РО	(U)SIM1 card power supply	Either 1.8 V or 2.95 V is supported by the module automatically.
USIM1_DATA	248	DIO	(U)SIM1 card data	
USIM1_CLK	247	DO	(U)SIM1 card clock	
USIM1_RST	244	DO	(U)SIM1 card reset	
USIM1_DET	249	DI	(U)SIM1 card hot-plug detect	1.8 V power domain. If unused, keep it open.
USIM2_VDD	250	РО	(U)SIM2 card power supply	Either 1.8 V or 2.95 V is supported by the module automatically.
USIM2_DATA	251	DIO	(U)SIM2 card data	
USIM2_CLK	253	DO	(U)SIM2 card clock	



USIM2_RST	254	DO	(U)SIM2 card reset	
USIM2_DET	252	DI	(U)SIM2 card hot-plug detect	1.8 V power domain. If unused, keep it open.

The module supports (U)SIM card hot-plug via the USIM_DET pin. The function supports low level and high level detections. It is disabled by default and you can configure it via **AT+QSIMDET**. See **document** [6] for more details about the command.

The following figure illustrates a reference design for (U)SIM card interface with an 8-pin (U)SIM card connector.




Figure 20: Reference Circuit of (U)SIM Interface with an 8-Pin (U)SIM Card Connector

If (U)SIM card detection function is not needed, please keep USIM_DET unconnected. A reference circuit for (U)SIM card interface with a 6-pin (U)SIM card connector is illustrated in the following figure.






Figure 21: Reference Circuit of a 6-Pin (U)SIM Card Connector

In order to enhance the reliability and availability of the (U)SIM card in applications, please follow the criteria below in (U)SIM circuit design.

- Keep (U)SIM card connector as close as possible to the module. Keep the trace length as less than 200 mm as possible.
- Keep (U)SIM card signal traces away from RF and VBAT traces.
- To avoid cross-talk between USIM_DATA and USIM_CLK, keep them away from each other and shield them with ground surrounded.
- In order to offer better ESD protection, it is recommended to add a TVS array with a parasitic capacitance not exceeding 10 pF. The 0 Ω resistors should be added in series between the module and the (U)SIM card connector so as to suppress EMI spurious transmission and enhance ESD protection. The 10 pF capacitors are used to filter out RF interference.
- The 20 k Ω pull-up resistor on USIM_DATA trace improves anti-jamming capability and should be placed close to the (U)SIM card connector.
- (U)SIM card hot plug function is not supported by default.
- A space was reserved for eSIM inside the module on the (U)SIM2 interface.
- All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.

4.4. I2C Interface*

The module provides one I2C interface. As an open drain output, it should be pulled up to 1.8 V.

Pin definition is here as follows:



Table 15: Pin Definition of I2C Interface

Pin Name	Pin No.	I/O	Description	Comment
I2C_SCL	77	OD	I2C serial clock	Pull each of them up to VDD EXT with an external
I2C_SDA	78	OD	I2C serial data	VDD_EXI with an external 4.7 kΩ resistor. If unused, keep them open.

4.5. I2S Interface*

The module provides one I2S interface.

Pin definition is here as follows:

Table 16: Pin Definition of I2S Interface

Pin Name	Pin No.	I/O	Description	Comment
12S_WS	259	DIO	I2S word select	In master mode, it is an output signal. In slave mode, it is an input signal. Can be multiplexed into PCM_SYNC.
I2S_SCK	256	DIO	I2S clock	In master mode, it is an output signal. In slave mode, it is an input signal. Can be multiplexed into PCM_CLK.
I2S_DIN	257	DI	I2S data in	Can be multiplexed into PCM_DIN.
I2S_DOUT	255	DO	I2S data out	Can be multiplexed into PCM_DOUT.
MCLK	79	DO	Clock output for codec	If unused, keep it open.

The following figure shows a reference design of I2S interface with an external codec IC.






Figure 22: Reference Circuit of I2S Application with Audio Codec

4.6. PCM Interface*

The module provides one Pulse Code Modulation (PCM) digital interface and one I2S interface. The PCM interface supports the following modes:

- Primary mode (short frame synchronization, works as both master and slave)
- Auxiliary mode (long frame synchronization, works as master only)

In primary mode, the data is sampled on the falling edge of the PCM_CLK and transmitted on the rising edge. The PCM_SYNC falling edge represents the MSB. In this mode, the PCM interface supports 256 kHz, 512 kHz, 1024 kHz or 2048 kHz PCM_CLK at 8 kHz PCM_SYNC, and also supports 4096 kHz PCM_CLK at 16 kHz PCM_SYNC.

In auxiliary mode, the data is sampled on the falling edge of the PCM_CLK and transmitted on the rising edge. The PCM_SYNC rising edge represents the MSB. In this mode, PCM interface operates with a 256 kHz, 512 kHz, 1024 kHz or 2048 kHz PCM CLK and an 8 kHz, 50 % duty cycle PCM SYNC only.

Table 17: Pin Definition of PCM Interface

Pin Name	Pin No.	I/O	Description	Comment
PCM_SYNC	71	DIO	PCM data frame sync	In master mode, it is an
PCM_CLK	73	DIO	PCM clock	output signal.In slave mode, it is an



				input signal.
PCM_DIN	74	DI	PCM data input	If unused least it area
PCM_DOUT	76	DO	PCM data output	If unused, keep it open.

The module supports 16-bit linear data format. The following figures show the primary mode's timing relationship with 8 kHz PCM_SYNC and 2048 kHz PCM_CLK, as well as the auxiliary mode's timing relationship with 8 kHz PCM_SYNC and 256 kHz PCM_CLK.




Figure 23: Primary Mode Timing




Figure 24: Auxiliary Mode Timing



Clock and mode can be configured by AT command, and the default configuration is master mode using short frame sync format with 2048 kHz PCM_CLK and 8 kHz PCM_SYNC. Please refer to *document* [6] about AT+QDAI command for details.

The reference design is illustrated as follows:




Figure 25: Reference Circuit of PCM Interface

4.7. UART Interfaces

The module provides four UART interfaces: one main UART interface, one debug UART interface, one Bluetooth UART interface*, and one COEX UART interface*. The following shows their features:

- Main UART interface supports 115200 bps baud rate by default. This interface is used for AT command communication.
- Debug UART interface supports 115200 bps baud rate. It is used for Linux console and log output.
- Bluetooth UART interface supports 115200 bps baud rate. It is used for Bluetooth communication. It supports RTS and CTS hardware flow control.
- COEX UART interface is used for WWAN/WLAN coexistence mechanism only for Qualcomn platform.

Pin definition of the UART interfaces is here as follows:



Table 18: Pin Definition of UART Interfaces

Pin Name	Pin No.	I/O	Description	Comment
MAIN_TXD	68	DO	Main UART transmit	
MAIN_RXD	70	DI	Main UART receive	
MAIN_RI*	100	DO	Main UART ring indication	_
MAIN_DTR	258	DI	Main UART data terminal ready	1.8 V power domain.
MAIN_DCD*	261	DO	Main UART data carrier detect	_
BT_TXD*	59	DO	Bluetooth UART transmit	
BT_RXD*	63	DI	Bluetooth UART receive	_
BT_RTS*	61	DI	DTE request to send signal to DCE	Connect to DTE's RTS. 1.8 V power domain.
BT_CTS*	62	DO	DTE clear to send signal from DCE	Connect to DTE's CTS. 1.8 V power domain.
DBG_RXD	108	DI	Debug UART receive	1.9.V nower demain
DBG_TXD	105	DO	Debug UART transmit	- 1.8 V power domain.
COEX_RXD*	65	DI	Coexistence UART receive	Only for Qualcomn platform.
COEX_TXD*	67	DO	Coexistence UART transmit	Signal interface used for WWAN/WLAN coexistence mechanism. Pin 65 can be multiplexed into SDX2AP_E911 function. Pin 67 can be multiplexed into SDX2AP_STATUS function. For details, please contact Quectel Technical Supports.

The following figure illustrates the reference design for UART interface connection between different modules.






Figure 26: UART Interface Connection

The module provides 1.8 V UART interfaces. A level translator should be used if the application is equipped with a 3.3 V UART interface. A level translator is recommended.




Figure 27: Reference Circuit with Translator Chip

Another example with transistor circuit is shown as below. For the design of circuits shown in dotted lines, please refer to that shown in solid lines, but pay attention to the direction of connection.






Figure 28: Reference Circuit with Transistor Circuit

NOTE

- 1. Transistor circuit solution is not suitable for applications with high baud rates exceeding 460 kbps.
- 2. Other baud rates of the main UART are under development.
- 3. Please note that the module BT_CTS is connected to the host CTS, and the module BT_RTS is connected to the host RTS.

4.8. SDIO Interface

The module provides one SDIO interface which support SD 3.0 protocol.

SDIO interface is used for SD card interface.

Table 19: Pin Definition of SD Card Interface

Pin Name	Pin No.	I/O	Description	Comment
SDIO_VDD	60	PI	SDIO power supply	1.8/2.85 V configurable input. If unused, connect it to VDD_EXT.
SDIO_DATA0	49	DIO	SDIO data bit 0	If unused, keep them



SDIO_DATA1	50	DIO	SDIO data bit 1	open.
SDIO_DATA2	51	DIO	SDIO data bit 2	
SDIO_DATA3	52	DIO	SDIO data bit 3	-
SDIO_CMD	48	DIO	SDIO command	_
SDIO_CLK	47	DO	SDIO clock	-
SDIO_PWR_EN	53	DO	SDIO power supply enable	
SDIO_PWR_ VSET	56	DO	SDIO power domain set	_
SDIO_DET	55	DI	SD hot-plug detect	Pull it up to VDD_EXT with a 470 kΩ resistor. If unused, keep it open.

The following figure illustrates a reference design of SD card interface with the module.




Figure 29: Reference Circuit of SD Card Interface

In SD card interface design, in order to ensure good communication performance with SD card, the following design principles should be complied with:

- The voltage range of SD power supply VDD_2V95 is 2.7–3.6 V and a sufficient current of up to 0.8 A should be provided. SDIO_VDD_DUAL is an SDIO Bus power domain, which can be used for SD card IO signal pull-up. Note that SDIO VDD is an input pin for the module.
- To avoid jitter of Bus, resistors from R7 to R11 are needed to be pulled up to SDIO_VDD_DUAL. Value of these resistors are from 10 to 100 k Ω and the recommended value is 100 k Ω .



- In order to improve signal quality, it is recommended to add 0 Ω resistors R1 to R6 in series between the module and the SD card connector. The bypass capacitors C1 to C6 are reserved and not mounted by default. All resistors and bypass capacitors should be placed close to the SD card connector.
- For good ESD protection, it is recommended to add a ESD protection components with capacitance value less than 1.2 pF on each SD card pin.
- It is important to route the SDIO signal traces with ground surrounded. The impedance of SDIO data trace is 50 Ω (±10 %).
- Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, analog signals, etc., as well as noisy signals such as clock signals, DC-DC signals, etc.
- Keep the trace length difference between SDIO_CLK and SDIO_DATA[0:3]/SDIO_CMD less than 2 mm and the total routing length less than 50 mm for SDR104 mode. For other speed modes, the trace length difference between SDIO_CLK and SDIO_DATA[0:3]/SDIO_CMD should be less than 6 mm and the total trace routing length less than 150 mm.
- Make sure the adjacent trace spacing is two times of the trace width and the load capacitance of SDIO Bus should be less than 5.0 pF.
- The DETECT pin of SD card connector must be connected to the module when the SD card function is being used.

Table 20: SDC Trace Length in the Module

Pin No.	Pin Name	Length (mm)
49	SDIO_DATA0	33.46
50	SDIO_DATA1	33.50
51	SDIO_DATA2	33.15
52	SDIO_DATA3	33.51
48	SDIO_CMD	34.38
47	SDIO_CLK	33.57

4.9. ADC Interface

The module provides one Analog-to-Digital Converter (ADC) interface. In order to improve the accuracy of ADC, the trace of ADC interface should be surrounded by ground.



Table 21: Pin Definition of ADC Interface

Pin Name	Pin No.	I/O	Description
ADC0	241	Al	General-purpose ADC interface

The voltage value on ADC pin can be read via AT+QADC=<port> command:

• AT+QADC=0: read the voltage value on ADC0

For more details about the AT command, please refer to document [6].

Table 22: Characteristics of ADC Interface

Name	Min.	Тур.	Max.	Unit
ADC0 Voltage Range	0	-	1.875	V
ADC Input Resistance	398	400	402	kΩ
ADC Resolution	-	64.879	-	μV
ADC Sample Rate	-	4.8	-	MHz

NOTE

- 1. The input voltage of ADC should not exceed its corresponding voltage range.
- 2. It is prohibited to supply any voltage to ADC pin when VBAT is removed.
- 3. It is recommended to use resistor divider circuit for ADC application.

4.10. SPI Interface

The module provides one SPI interface which only supports master mode with a maximum clock frequency of up to 50 MHz.

Table 23: Pin Definition of SPI Interface

Pin Name	Pin No.	I/O	Description	Comment
SPI_CLK	210	DO	SPI clock	1.8 V power domain.



SPI_CS	207	DO	SPI chip select	Only master mode is supported.
SPI_MISO	213	DI	SPI master-in slave-out	- Supported.
SPI_MOSI	204	DO	SPI master-out slave-in	_

The module provides a 1.8 V SPI interface. Use a level shifter between the module and the host if the application is equipped with a 3.3 V processor or device interface. The following figure shows a reference design.




Figure 30: Reference Circuit of SPI Interface with a Level Translator

4.11. PCIe Interface

The module provides one integrated PCIe (Peripheral Component Interconnect Express) interface, which follows *PCI Express Specification Revision 3.0/4.0*. The key features of the PCIe interface are mentioned below:

- PCI Express Specification Revision 3.0/4.0 Compliance.
- Data rate at 8 Gbps per lane for PCle 3.0 and only lane 0 can be 16 Gbps for PCle 4.0.
- Can be used to connect to an external Ethernet IC (MAC and PHY) or Wi-Fi IC.

Table 24: Pin Definition of PCIe Interface

Pin Name	Pin No.	I/O	Description	Comment
PCIE_REFCLK_P	40	AIO	PCIe reference clock (+)	Requires differential
PCIE_REFCLK_M	38	AIO	PCIe reference clock (-)	impedance of 85 Ω . One PCIe port is



PCIE_TX0_M	44	AO	PCIe transmit 0 (-)	supported. It can be either Gen 3 2-lane or Gen 4
PCIE_TX0_P	46	AO	PCle transmit 0 (+)	1-lane.
PCIE_TX1_M	41	AO	PCle transmit 1 (-)	
PCIE_TX1_P	43	AO	PCle transmit 1 (+)	
PCIE_RX0_M	32	Al	PCIe receive 0 (-)	
PCIE_RX0_P	34	Al	PCIe receive 0 (+)	
PCIE_RX1_M	35	Al	PCle receive 1 (-)	
PCIE_RX1_P	37	Al	PCIe receive 1 (+)	
PCIE_CLKREQ_N	36	OD	PCIe clock request	1.8 V power domain.In root complex mode, it is an input signal.In endpoint mode, it is an output signal.
PCIE_RST_N	39	DIO	PCle reset	1.8 V power domain. In root complex mode, it is an output signal. In endpoint mode, it is an input signal.
PCIE_WAKE_N	30	OD	PCIe wake up	1.8 V power domain. In root complex mode, it is an input signal. In endpoint mode, it is an output signal.

The following figure illustrates the PCIe interface connection.






Figure 31: PCIe Interface Connection

The following principles of PCIe interface design should be complied with to meet PCIe specifications.

- It is important to route the PCle signal traces as differential pairs with ground surrounded. The differential impedance is 72.5–97.5 Ω and 85 Ω is recommended.
- PCIe signals must be protected from noisy signals (clocks, DC-DC, RF and so forth). All other sensitive/high-speed signals and circuits must be routed far away from PCIe traces.
- For each differential pair, intra-lane length match should be less than 0.7 mm.
- Inter-lane length match, that is, the trace length matching between the reference clock, Tx, and Rx pairs) is not required.
- The space between Tx and Rx, and the spacing between PCle lanes and all other signals, should be larger than 4 times of the trace width.
- PCIe Tx AC coupling capacitors can be anywhere along the line, but better to be placed close to source or connector side to keep good signal integrity of main route on PCB.
- Ensure not to stagger the capacitors. This can affect the differential integrity of the design and can create EMI.
- PCIe Tx AC coupling capacitors should be 220 nF for Gen 3/Gen 4, and 100 nF is recommended for Gen 2/Gen 1 application.
- In the case of trace serpentines, one line of a differential pair must be routed to make up a length delta, then it must be routed at the source (breakout) – this ensures that lines stay differential thereafter.
- To reduce the probability for layer-to-layer manufacturing variation, minimize layer transitions on the main route (in other words, apply layer transitions only at module breakouts and connectors to ensure minimum layer transitions on the main route).



Table 25: PCIe Trace Length in the Module

Pin Name	Length (mm)	Length Difference (P-M) (mm)	
PCIE_REFCLK_P	7.52	-0.06	
PCIE_REFCLK_M	7.58	-0.00	
PCIE_TX0_P	12.87	0.03	
PCIE_TX0_M	12.90	0.03	
PCIE_TX1_P	10.36	-0.01	
PCIE_TX1_M	10.37	0.01	
PCIE_RX0_P	3.92	0.17	
PCIE_RX0_M	4.09	-0.17	
PCIE_RX1_P	4.88	0.03	
PCIE_RX1_M	4.85	- 0.03	
	PCIE_REFCLK_P PCIE_REFCLK_M PCIE_TX0_P PCIE_TX0_M PCIE_TX1_P PCIE_TX1_M PCIE_RX0_P PCIE_RX0_P PCIE_RX0_M PCIE_RX1_P	PCIE_REFCLK_P 7.52 PCIE_REFCLK_M 7.58 PCIE_TX0_P 12.87 PCIE_TX0_M 12.90 PCIE_TX1_P 10.36 PCIE_TX1_M 10.37 PCIE_RX0_P 3.92 PCIE_RX0_M 4.09 PCIE_RX1_P 4.88	

4.12. Control Signal

Relative interfaces' pin descriptions are here as follows:

Table 26: Pin Definition of Control Signal

Pin Name	Pin No.	I/O	Description
W_DISABLE#	114	DI	Airplane mode control
WL_SW_CTRL	180	DI	76.8 MHz system clock request

4.12.1. W_DISABLE#

The module provides a W_DISABLE# pin to enable or disable airplane mode through hardware operation. W_DISABLE# is pulled up by default, and driving it low will set the module to airplane mode.

The RF function can also be enabled or disabled through software AT commands.



Table 27: RF Function Status

W_DISABLE# Level	AT Commands	RF Function Status
High Level	AT+CFUN=1	Enabled
High Level	AT+CFUN=0 AT+CFUN=4	Disabled
	AT+CFUN=0	
Low Level	AT+CFUN=1 AT+CFUN=4	Disabled

4.13. Indication Signal

Relative interfaces' pin descriptions are here as follows:

Table 28: Pin Definition of Indication Signal

Pin Name	Pin No.	I/O	Description	Comment
NET_MODE	240	DO	Indicates whether the module has registered on 5G network	
STATUS	237	DO	Indicates the module's operation status	1.8 V power domain.
NET_STATUS	243	DO	Indicates the module's network activity status	_
SLEEP_IND	102	DO	Indicates the module's sleep mode	_

4.13.1. Network Status Indication

The network indication pins can be used to drive network status indication LEDs. The module provides two network indication pins: NET_MODE and NET_STATUS. The following tables describe pin definition and logic level changes in different network status.



Table 29: Working State of the Network Connection Status/Activity Indication

Pin Name	Status	Description
NET MODE	Always High	Registered on 5G network
NET_MODE	Always Low	Others
NET_STATUS	Flicker slowly (200 ms High/1800 ms Low)	Network searching
	Flicker slowly (1800 ms High/200 ms Low)	Idle
	Flicker quickly (125 ms High/125 ms Low)	Data transfer is ongoing
	Always High	Voice calling




Figure 32: Reference Circuit of the Network Status Indication

4.13.2. STATUS

The STATUS pin is an open drain output for indicating the module's operation status. It will output high level when module is powered ON successfully.

A reference circuit is shown as below.






Figure 33: Reference Circuits of STATUS

4.14. IPQ Status and Err Fatal Interface*

The module provides one IPQ status interface and one Err Fatal interface for connection between the module and IPQ. The following tables show the pin definition.

Table 30: Pin Definition of IPQ Status and Err Fatal Interface

Pin Name	Pin No.	I/O	Description	Comment
COEX_RXD	65	DI	Coexistence UART receive	Only for Qualcomn platform. Signal interface used for
COEX_TXD	67	DO	Coexistence UART transmit	WWAN/WLAN coexistence mechanism. Pin 65 can be multiplexed into SDX2AP_E911 function. Pin 67 can be multiplexed into SDX2AP_STATUS function. For details, please contact Quectel Technical Supports.
GPIO_32	98	DO	Supports time service and repeater functions; supports 1PPS pulse output and frame synchronization	Can be multiplexed into AP2SDX_STATUS function. For details, please contact Quectel Technical Supports.



The following figure shows a reference design of the module with IPQ GPIOs.




Figure 34: Module with IPQ GPIO Application

NOTE

IPQ5018 is used by default here.

4.15. MAIN_RI*

AT+QCFG= "risignaltype", "physical" command can be used to configure MAIN_RI behavior. No matter on which port a URC is presented, the URC will trigger the behavior of MAIN_RI pin.

NOTE

The URC can be outputted via UART port, USB AT port and USB modem port, which can be set by **AT+QURCCFG** command. The default port is USB AT port.

In addition, MAIN_RI behaviors can be configured flexibly. The default behavior of the MAIN_RI is shown as below.

Table 31: Behaviors of the RI

State	Response
Idle	MAIN_RI keeps at high level.



URC MAIN_RI outputs 120 ms low pulse when a new URC return.

The MAIN_RI behavior can be changed via **AT+QCFG="urc/ri/ring"***. Please refer to **document [6]** for details.

4.16. Time Service and Repeater Interface*

Time service provides time information for other devices or systems through standard or customized interfaces and protocols. Its basic channels are shortwave, TV signals, cables, networks, satellites, base stations, etc. Repeater is a kind of wireless signal relay device, which amplifies the base station signal and then transmits it to areas with weak signal coverage, expanding the network coverage.

Repeater is a kind of wireless signal relay device, which amplifies the base station signal and then transmits it to areas with weak signal coverage, expanding the network coverage.

With GNSS time service and repeater functions, the module can provide 1PPS pulse output, and can execute time service through AT commands based on baseline SIB9 system messages.

Table 32: Pin Definition of Time Service and Repeater Function

Pin Name	Pin No.	I/O	Description	Comment
GPIO 32	98	DO	Supports time service and repeater functions; supports 1PPS pulse	1.8 V power domain. Can be multiplexed into AP2SDX STATUS function.
			output and frame synchronization	For details, please contact Quectel Technical Supports.

NOTE

If GPIO_32 is needed for other purposes, its default function should be disabled in the relevant software configuration.

4.17. GRFC Interfaces*

The module provides two generic RF control interfaces for the control of external antenna tuners.



Table 33: Pin Definition of GRFC Interfaces

Pin Name	Pin No.	I/O	Default Status	Description	Comment
SDR_GRFC0	171	DO	PD	GRFC interface dedicated for external	If unused, keep
SDR_GRFC1	174	DO	PD	antenna tuner control	them open.

Table 34: Logic Levels of GRFC Interfaces

Parameter	Min.	Max.	Unit
V _{OL}	0	0.45	V
V _{OH}	1.35	1.8	V

Table 35: Truth Table of GRFC Interfaces

GRFC1 Level	GRFC2 Level	Frequency Range (MHz)	Band
Low	Low	TBD	TBD
Low	High	TBD	TBD
High	Low	TBD	TBD
High	High	TBD	TBD



5 RF Specifications

5.1. Cellular Network

5.1.1. Antenna Interface & Frequency Bands

The pin definition is shown below:

Table 36: Pin Definition of Cellular Network Interface for RG520F-NA*/RG520N-NA

Pin Name	Pin No.	I/O	Description	Comment
ANT0	130	AIO	Antenna 0 interface: - 5G NR: n41 TRX1 & n77/n78 TRX0 - LTE: LMB_TRX0 & HB_TRX1 & UHB_TRX0	
ANT1	157	AIO	Antenna 1 interface: - 5G NR: n41 DRX MIMO & n77/n78 DRX MIMO - LTE: LMB_PRX MIMO & HB_DRX MIMO & UHB_DRX MIMO & LAA_PRX	
ANT2	166	AIO	Antenna 2 interface: - 5G NR: n41 PRX MIMO & n77/n78 PRX MIMO - LTE: LMB_DRX MIMO & HB_PRX MIMO & UHB_PRX MIMO & LAA_DRX	50 Ω impedance
ANT3	184	AIO	Antenna 3 interface: - 5G NR: n41 TRX0 & n77/n78 TRX1 - LTE: LMB_TRX1 & HB_TRX0 & UHB_TRX1	



Table 37: Pin Definition of Cellular Network Interface for RG520F-EU*/RG520N-EU

Pin Name	Pin No.	I/O	Description	Comment
ANT0	130	AIO	Antenna 0 interface: - 5G NR: n41 TRX1 & n77/n78 TRX0 - LTE: LMB_TRX0 & HB_TRX1 & UHB_TRX0 - WCDMA: LMB_TRX	
ANT1	157	AIO	Antenna 1 interface: - 5G NR: n41 DRX MIMO & n77/n78 DRX MIMO - LTE: LMB_PRX MIMO & HB_DRX MIMO & UHB_DRX MIMO	-
ANT2	166	AIO	Antenna 2 interface: - 5G NR: n41 PRX MIMO & n77/n78 PRX MIMO - LTE: LMB_DRX MIMO & HB_PRX MIMO & UHB_PRX MIMO	50 Ω impedance
ANT3	184	AIO	Antenna 3 interface: - 5G NR: n41 TRX0 & n77/n78 TRX1 - LTE: LMB_TRX1 & HB_TRX0 & UHB_TRX1 - WCDMA: LMB_DRX	
ANT4	121	Al	Antenna 4 interface: - LTE: B32_PRX (optional)	
ANT5	175	AI	Antenna 5 interface: - LTE: B32_DRX (optional)	-



Table 38: Cellular Network Antenna Mapping for RG520F-NA*/RG520N-NA

Antenna WCDMA		LTE	5G NR			I D (MU=)	MHB (MHz)	n77/n78	Din No
Antenna	WCDIVIA	LTE	Refarmed	n41	n77/n78	LB (MHz)	IVIND (IVINZ)	(MHz)	Pin No.
ANT0	-	LMB_TRX0, HB_TRX1, UHB_TRX0	LMB_TRX0, HB_TRX1	TRX1	TRX0	617–960	1710–2690	3300–4200	130
ANT1	-	LMB_PRX MIMO, HB_DRX MIMO, UHB_DRX MIMO, LAA_PRX	LMB_PRX MIMO, HB_DRX MIMO	DRX MIMO	DRX MIMO	617–960	1710–2690	3300–4200	157
ANT2	-	LMB_DRX MIMO, HB_PRX MIMO, UHB_PRX MIMO, LAA_DRX	LMB_DRX MIMO, HB_PRX MIMO	PRX MIMO	PRX MIMO	617–960	1710–2690	3300–4200	166
ANT3	-	LMB_TRX1, HB_TRX0, UHB_TRX1	LMB_TRX1, HB_TRX0	TRX0	TRX1	617–960	1710–2690	3300–4200	184



Table 39: Cellular Network Antenna Mapping for RG520F-EU*/RG520N-EU

Antenna WCDMA		LTE	5G NR			LB (MHz)	MHB (MHz)	n77/n78	Pin No.
Antenna	VVCDIVIA	LIE	Refarmed	n41	n77/n78	LD (MITZ)	WITTE (WITTE)	(MHz)	PIII NO.
ANT0	LMB_TRX	LMB_TRX0, HB_TRX1, UHB_TRX0	LMB_TRX0, HB_TRX1	TRX1	TRX0	617–960	1427–2690	3300–4200	130
ANT1	-	LMB_PRX MIMO, HB_DRX MIMO, UHB_DRX MIMO	LMB_PRX MIMO, HB_DRX MIMO	DRX MIMO	DRX MIMO	617–960	1427–2690	3300–4200	157
ANT2	-	LMB_DRX MIMO, HB_PRX MIMO, UHB_PRX MIMO	LMB_DRX MIMO, HB_PRX MIMO	PRX MIMO	PRX MIMO	617–960	1427–2690	3300–4200	166
ANT3	LMB_DRX	LMB_TRX1, HB_TRX0, UHB_TRX1	LMB_TRX1, HB_TRX0	TRX0	TRX1	617–960	1427–2690	3300–4200	184
ANT4	-	B32_PRX (Optional)	-	-	-	-	1427–1496	-	121
ANT5	-	B32_DRX (Optional)	-	-	-	-	1427–1496	-	175

NOTE

- 1. LTE L/M/H/UHB_TRX1 is activated when 5G NR FDD L/M/H/UHB bands are supported in NSA mode.
- 2. LTE UHB frequency range: 3400-3800 MHz.
- 3. TRX0/1 = TX0/1 + PRX/DRX.
- 4. LTE LB 4 × 4 MIMO is optional. Even if it is not required, to support LB + LB CA or EN-DC combinations, ANT0–ANT3 must support low bands.



5.1.2. Tx Power

The following table shows the RF output power of the module.

Table 40: Tx Power

Mode	Frequency	Max.	Min.
WCDMA	WCDMA bands	24 dBm +1/-3 dB (Class 3)	<-50 dBm
LTE	LTE bands	23 dBm ±2 dB (Class 3)	<-40 dBm
LIE	LTE HPUE bands (B38/B41/B42)	26 dBm ±2 dB (Class 2)	<-40 dBm
	5G NR bands	23 dBm ±2 dB (Class 3)	<-40 dBm
5G NR	5G NR HPUE bands (n38/n41/n77/n78)	26 dBm +2/-3 dB (Class 2)	<-40 dBm

NOTE

For 5G NR bands, they have different standards for different channel bandwidth, please refer to the specifications as described in *Clause 6.3.1* of *TS 38.101-1 [2]*.

5.1.3. Rx Sensitivity

The following table shows conducted RF receiving sensitivity of the module.

Table 41: Conducted RF Receiving Sensitivity of RG520F-NA*/RG520N-NA

Fraguenov	F	3GPP		
Frequency	Primary	Diversity	SIMO	Requirement (SIMO)
LTE-FDD B2 (10 MHz)	TBD	TBD	TBD	-95.0 dBm
LTE-FDD B4 (10 MHz)	TBD	TBD	TBD	-97.0 dBm
LTE-FDD B5 (10 MHz)	TBD	TBD	TBD	-95.0 dBm



LTE-FDD B7 (10 MHz)	TBD	TBD	TBD	-95.0 dBm
LTE-FDD B12 (10 MHz)	TBD	TBD	TBD	-94.0 dBm
LTE-FDD B13 (10 MHz)	TBD	TBD	TBD	-94.0 dBm
LTE-FDD B14 (10 MHz)	TBD	TBD	TBD	-94.0 dBm
LTE-FDD B17 (10 MHz)	TBD	TBD	TBD	-94.0 dBm
LTE-FDD B25 (10 MHz)	TBD	TBD	TBD	-93.5 dBm
LTE-FDD B26 (10 MHz)	TBD	TBD	TBD	-94.5 dBm
LTE-FDD B29 (10 MHz)	TBD	TBD	TBD	TBD
LTE-FDD B30 (10 MHz)	TBD	TBD	TBD	-96.0 dBm
LTE-TDD B38 (10 MHz)	TBD	TBD	TBD	-97.0 dBm
LTE-TDD B41 (10 MHz)	TBD	TBD	TBD	-95.0 dBm
LTE-TDD B42 (10 MHz)	TBD	TBD	TBD	-96.0 dBm
LTE-TDD B43 (10 MHz)	TBD	TBD	TBD	-96.0 dBm
LTE-TDD B46 (10 MHz)	TBD	TBD	TBD	TBD
LTE-TDD B48 (10 MHz)	TBD	TBD	TBD	-96.0 dBm
LTE-FDD B66 (10 MHz)	TBD	TBD	TBD	-96.5 dBm
LTE-FDD B71 (10 MHz)	TBD	TBD	TBD	-94.2 dBm
5G NR FDD n2 (20 MHz)	TBD	TBD	TBD	-91.8 dBm
5G NR FDD n5 (20 MHz)	TBD	TBD	TBD	-90.8 dBm
5G NR FDD n7 (20 MHz)	TBD	TBD	TBD	-91.8 dBm
5G NR FDD n12 (10 MHz)	TBD	TBD	TBD	-93.8 dBm
5G NR FDD n13 (10 MHz)	TBD	TBD	TBD	TBD



5G NR FDD n14 (10 MHz)	TBD	TBD	TBD	-93.8 dBm
5G NR FDD n25 (20 MHz)	TBD	TBD	TBD	-90.3 dBm
5G NR TDD n26 (20 MHz)	TBD	TBD	TBD	-87.6 dBm
5G NR FDD n29 (10 MHz)	TBD	TBD	TBD	TBD
5G NR FDD n30 (10 MHz)	TBD	TBD	TBD	-95.8 dBm
5G NR TDD n38 (20 MHz)	TBD	TBD	TBD	-93.8 dBm
5G NR TDD n41 (100 MHz)	TBD	TBD	TBD	-84.7 dBm
5G NR TDD n48 (20 MHz)	TBD	TBD	TBD	-92.9 dBm
5G NR FDD n66 (20 MHz)	TBD	TBD	TBD	-93.3 dBm
5G NR FDD n70 (20 MHz)	TBD	TBD	TBD	-93.8 dBm
5G NR FDD n71 (20 MHz)	TBD	TBD	TBD	-86.0 dBm
5G NR TDD n77 (100 MHz)	TBD	TBD	TBD	-85.1 dBm
5G NR TDD n78 (100 MHz)	TBD	TBD	TBD	-85.6 dBm

Table 42: Conducted RF Receiving Sensitivity of RG520F-EU*/RG520N-EU

Frequency	Rec	3GPP Requirement		
riequency	Primary	Diversity	SIMO	(SIMO)
WCDMA B1	TBD	TBD	TBD	-106.7 dBm
WCDMA B5	TBD	TBD	TBD	-104.7 dBm
WCDMA B8	TBD	TBD	TBD	-103.7 dBm
LTE-FDD B1 (10 MHz)	TBD	TBD	TBD	-97.0 dBm
LTE-FDD B3 (10 MHz)	TBD	TBD	TBD	-94.0 dBm
LTE-FDD B5 (10 MHz)	TBD	TBD	TBD	-95.0 dBm



LTE-FDD B7	TBD	TBD	TBD	-95.0 dBm
(10 MHz) LTE-FDD B8				
(10 MHz)	TBD	TBD	TBD	-94.0 dBm
LTE-FDD B20				
(10 MHz)	TBD	TBD	TBD	-94.0 dBm
LTE-FDD B28	TDD	TDD	TDD	05 5 dD:
(10 MHz)	TBD	TBD	TBD	-95.5 dBm
LTE-TDD B32	TBD	TBD	TBD	TBD
(10 MHz)	100	100	100	
LTE-TDD B38	TBD	TBD	TBD	-97.0 dBm
(10 MHz)	100	100	100	-97.0 dbiii
LTE-TDD B40	TBD	TBD	TBD	-97.0 dBm
(10 MHz)				01.0 QDIII
LTE-TDD B41	TBD	TBD	TBD	-95.0 dBm
(10 MHz)	. 35			MBIII
LTE-TDD B42	TBD	TBD	TBD	-96.0 dBm
(10 MHz)				
LTE-TDD B43	TBD	TBD	TBD	-96.0 dBm
(10 MHz)				
5G NR FDD n1	TBD	TBD	TBD	-93.8 dBm
(20 MHz)				
5G NR FDD n3	TBD	TBD	TBD	-90.8 dBm
(20 MHz)				
5G NR FDD n5	TBD	TBD	TBD	-90.8 dBm
(20 MHz)				
5G NR FDD n7	TBD	TBD	TBD	-91.8 dBm
(20 MHz) 5G NR FDD n8				
(20 MHz)	TBD	TBD	TBD	-90.0 dBm
5G NR FDD n20				
(20 MHz)	TBD	TBD	TBD	-89.8 dBm
5G NR FDD n28				
(20 MHz)	TBD	TBD	TBD	-90.8 dBm
5G NR TDD n38				
(20 MHz)	TBD	TBD	TBD	-94.0 dBm
5G NR TDD n40				
(20 MHz)	TBD	TBD	TBD	-94.0 dBm
5G NR TDD n41				0.4.7.17
(100 MHz)	TBD	TBD	TBD	-84.7 dBm
5G NR TDD n75	TDD	TDD	TDD	00.0 ID
(20 MHz)	TBD	TBD	TBD	-93.8 dBm
5G NR TDD n76	TDD	TDD	TDD	400 dD
(5 MHz)	TBD	TBD	TBD	-100 dBm



5G NR TDD n77 (100 MHz)	TBD	TBD	TBD	-85.1 dBm
5G NR TDD n78 (100 MHz)	TBD	TBD	TBD	-85.6 dBm

5.1.4. Reference Design

RG520F-NA* and RG520N-NA modules provide 4 RF cellular antenna interfaces for antenna connection.

RG520F-EU* and RG520N-EU modules provide 6 RF cellular antenna interfaces for antenna connection.

It is recommended to reserve a π -type matching circuit for better RF performance, and the π -type matching components (C1, R1, and C2) should be placed as close to the antenna as possible. The capacitors are not mounted by default.




Figure 35: Reference Circuit for RF Antenna Interfaces

NOTE

- 1. Use a π -type circuit for all the antenna circuits to facilitate future debugging.
- 2. Keep the impedance of the cellular antennas (ANT0–ANT5) traces as 50 Ω when routing.
- 3. Keep at least 15 dB isolation between RF antennas to improve the receiving sensitivity, and at least 20 dB isolation between 5G NR UL MIMO antennas.
- 4. Keep 75 dB isolation between each two antenna traces.
- 5. Keep digital circuits such as switch mode power supply, (U)SIM card, USB interface, camera module, display connector and SD card away from the antenna traces.



5.2. **GNSS**

The module includes a fully integrated global navigation satellite system solution that supports GPS, GLONASS, BDS, Galileo and QZSS.

The module supports standard *NMEA-0183 protocol*, and outputs NMEA sentences via USB interface (data update rate: 1–10 Hz, 1 Hz by default).

By default, the module's GNSS function is switched off. It must be switched on via AT command. For more details about GNSS function's technology and configurations, please refer to **document [7]**.

5.2.1. Antenna Interface & Frequency Bands

The following table shows the pin definition, frequency, and performance of GNSS antenna interface.

Table 43: Pin Definition of GNSS Antenna Interface

Pin Name	Pin No.	I/O	Description	Comment
ANT_GNSS	193	Al	GNSS antenna interface	50 Ω impedance

Table 44: GNSS Frequency

Туре	Frequency	Unit
GPS	1575.42 ±1.023 (GPS L1)	
OL ONA CO	1176.45 ±10.23 (GPS L5)	
GLONASS	1597.5–1605.8	
Galileo	1575.42 ±2.046	MHz
BDS	1561.098 ±2.046	
QZSS	1575.42 (L1)	
<u> </u>	1176.45 (L5)	



5.2.2. GNSS Performance

Table 45: GNSS Performance

Parameter	Description	Conditions	Тур.	Unit
	Cold start		TBD	
Sensitivity (GNSS)	Reacquisition	- Autonomous	TBD	dBm
	Tracking	Autonomous	TBD	_
	Cold start		TBD	
	@ open sky	XTRA enabled	TBD	
TTFF (GNSS)	Warm start	Autonomous	TBD	- 0
TTFF (GNSS)	@ open sky	XTRA enabled	TBD	- s
	Hot start	Autonomous	TBD	_
	@ open sky	XTRA enabled	TBD	_
Accuracy (GNSS)	CED 50	Autonomous	- TBD	m
	CEP-50	@ open sky		m

NOTE

- 1. Tracking sensitivity: the lowest GNSS signal value at the antenna port on which the module can keep on positioning for 3 minutes.
- 2. Re-acquisition sensitivity: the lowest GNSS signal value at the antenna port on which the module can fix position again within 3 minutes after loss of lock.
- 3. Cold start sensitivity: the lowest GNSS signal value at the antenna port on which the module fixes position within 3 minutes after executing cold start commands.



5.2.3. Reference Design

The following is the reference circuit of GNSS antenna.




Figure 36: Reference Circuit of GNSS Antenna

NOTE

- 1. An external LDO can be selected to supply power according to the active antenna requirement.
- 2. If the module is designed with a passive antenna, then the VDD circuit is not needed.
- 3. Keep the characteristic impedance for ANT_GNSS trace as 50 Ω .
- 4. Place the π -type matching components as close to the antenna as possible.
- 5. Keep Digital circuits such as (U)SIM card, USB interface, camera module, display connector and SD card away from the antenna traces.
- 6. Keep 75 dB isolation between GNSS and cellular antenna traces.
- 7. Keep 15 dB isolation between GNSS and cellular antennas to improve the receiving sensitivity.

5.3. Reference Design of RF Routing

For user's PCB, the characteristic impedance of all RF traces should be controlled to 50 Ω . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, height from the reference ground to the signal layer (H), and the space between RF traces and grounds (S). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.






Figure 37: Microstrip Design on a 2-layer PCB




Figure 38: Coplanar Waveguide Design on a 2-layer PCB



Figure 39: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)






Figure 40: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

In order to ensure RF performance and reliability, the following principles should be complied with in RF layout design:

- Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to 50Ω .
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible, and all the right-angle traces should be changed to curved ones.
- There should be clearance under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, ground vias around RF traces
 and the reference ground improves RF performance. The distance between the ground vias and RF
 traces should be more than two times the width of RF signal traces (2 × W).

For more details about RF layout, please refer to document [8].



5.4. Antenna Requirements


Table 46: Antenna Requirements

Antenna Type	Requirements		
	Frequency range 1: 1559–1606 MHz		
	Frequency range 2: 1166-1187 MHz		
	 Polarization: RHCP or linear 		
GNSS	VSWR: < 2 (Typ.)		
GNSS	Passive antenna gain: > 0 dBi		
	 Active antenna noise figure: < 1.5 dB 		
	 Active antenna gain: > -2 dBi 		
	 Active antenna embedded LNA gain: 17 dB 		
	• VSWR: ≤ 2		
	• Efficiency: > 30 %		
	Gain: 1 dBi		
	Max input power: 50 W		
FO NID/LITE/A/ODMA	 Input impedance: 50 Ω 		
5G NR/LTE/WCDMA	Polarization: Vertical		
	Cable insertion loss:		
	- < 1 dB: LB (<1 GHz)		
	- < 1.5 dB : MB (1–2.3 GHz)		
	- < 2 dB: HB (> 2.3 GHz)		



5.5. RF Connector Recommendation

The receptacle dimensions are illustrated as below.






Figure 41: Dimensions of the Receptacles (Unit: mm)



The following figure shows the specifications of mating plugs using Ø0.81 mm coaxial cables.




Figure 42: Specifications of Mating Plugs Using Ø0.81 mm Coaxial Cables (Unit: mm)

5.5.1. Recommended RF Connector for Installation

5.5.1.1. Assemble Coaxial Cable Plug Manually

The illustration for plugging in a coaxial cable plug is shown below, $\theta = 90^{\circ}$ is acceptable, while $\theta \neq 90^{\circ}$ is not.






Figure 43: Plug in a Coaxial Cable Plug

The illustration of pulling out the coaxial cable plug is shown below, $\theta = 90^{\circ}$ is acceptable, while $\theta \neq 90^{\circ}$ is not.




Figure 44: Pull out a Coaxial Cable Plug

5.5.1.2. Assemble Coaxial Cable Plug with Fixture

The pictures of installing the coaxial cable plug with a fixture is shown below, $\theta = 90^{\circ}$ is acceptable, while $\theta \neq 90^{\circ}$ is not.






Figure 45: Install the Coaxial Cable Plug with Fixture

5.5.2. Recommended Manufacturers of RF Connector and Cable

For more details, visit https://www.i-pex.com.



6 Electrical Characteristics & Reliability

6.1. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

Table 47: Absolute Maximum Ratings

Parameter	Min.	Max.	Unit
VBAT_RF/VBAT_BB	-0.5	6.0	V
USB_VBUS	-0.3	5.5	V
Peak Current of VBAT_BB	-	TBD	А
Peak Current of VBAT_RF	-	TBD	А
Voltage on Digital Pins	-0.5	2.2	V
Voltage at ADC0	-0.5	2.2	V



6.2. Power Supply Ratings

Table 48: Module Power Supply Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
VBAT	VBAT_BB and VBAT_RF	The actual input voltages must stay between the minimum and maximum values	3.3	3.8	4.4	V
USB_VBUS	USB connection detection		3.3	5.0	5.25	V

6.3. Power Consumption

Table 49: Averaged Power Consumption for the Module

Mode	Conditions	Band/Combinations	Current	Unit
Power-off	Power off	-	TBD	μΑ
RF Disabled	AT+CFUN=0 (USB 3.0 suspend)	-	TBD	mA
NF Disabled	AT+CFUN=4 (USB 3.0 suspend)	-	TBD	mA
Sloop State	SA FDD PF = 64 (USB 3.0 suspend)	-	TBD	mA
Sleep State	SATDD PF = 64 (USB 3.0 suspend)	-	TBD	mA
Idle State	SA PF = 64 (USB 2.0 active)	-	TBD	mA
Iule State	SA PF = 64 (USB 3.0 active)	-	TBD	mA
	LTE LB @ 23 dBm	TBD	TBD	mA
LTE	LTE MB @ 23 dBm	TBD	TBD	mA
	LTE HB @ 23 dBm	TBD	TBD	mA
LTE CA	DL 3CA, 256QAM	- TBD	TBD	mΛ
LIE CA	UL 1CA, 256QAM	עסו	IDU	mA



Tx power @ 23 dBm			
5G NR LB @ 23 dBm	TBD	TBD	mA
5G NR MB @ 23 dBm	TBD	TBD	mA
5G NR HB @ 23 dBm	TBD	TBD	mA
5G NR UHB @ 26 dBm	TBD	TBD	mA
5G NR UL 2 × 2 MIMO @ 26 dBm	TBD	TBD	mA
DL 2CA, 256QAM			
UL 1CA, 256QAM	TBD	TBD	mA
Tx power @ 26 dBm			
LTE DL, 256QAM			
LTE UL QPSK			
NR DL, 256QAM			•
NR UL QPSK	— IRD	IRD	mA
LTE Tx Power @ 23 dBm	_		
NR Tx Power @ 23 dBm	_		
	5G NR LB @ 23 dBm 5G NR MB @ 23 dBm 5G NR HB @ 23 dBm 5G NR UHB @ 26 dBm 5G NR UL 2 × 2 MIMO @ 26 dBm DL 2CA, 256QAM UL 1CA, 256QAM Tx power @ 26 dBm LTE DL, 256QAM LTE UL QPSK NR DL, 256QAM NR UL QPSK LTE Tx Power @ 23 dBm	5G NR LB @ 23 dBm 5G NR MB @ 23 dBm TBD 5G NR HB @ 23 dBm TBD 5G NR UHB @ 26 dBm TBD 5G NR UL 2 × 2 MIMO @ 26 dBm TBD DL 2CA, 256QAM UL 1CA, 256QAM TBD Tx power @ 26 dBm LTE DL, 256QAM LTE UL QPSK NR DL, 256QAM NR UL QPSK LTE Tx Power @ 23 dBm	5G NR LB @ 23 dBm TBD TBD 5G NR MB @ 23 dBm TBD TBD 5G NR HB @ 23 dBm TBD TBD 5G NR UHB @ 26 dBm TBD TBD 5G NR UL 2 × 2 MIMO @ 26 dBm TBD TBD DL 2CA, 256QAM TBD TBD Tx power @ 26 dBm TBD TBD LTE DL, 256QAM TBD TBD NR DL, 256QAM TBD TBD NR DL, 256QAM TBD TBD NR UL QPSK TBD TBD LTE Tx Power @ 23 dBm TBD TBD

6.4. Digital I/O Characteristic

Table 50: 1.8 V I/O Requirements

Parameter	Description	Min.	Max.	Unit
V _{IH}	Input high voltage	1.26	2.1	V
V_{IL}	Input low voltage	-0.3	0.54	V
V _{OH}	Output high voltage	1.35	1.8	V
V _{OL}	Output low voltage	0	0.45	V



Table 51: (U)SIM 1.8 V I/O Requirements

Parameter	Description	Min.	Max.	Unit
USIM_VDD	Power supply	1.65	1.95	V
VIH	Input high voltage	1.26	2.1	V
V _{IL}	Input low voltage	-0.3	0.36	V
V _{OH}	Output high voltage	1.44	1.8	V
V _{OL}	Output low voltage	0.0	0.4	V

Table 52: (U)SIM 2.95 V I/O Requirements

Parameter	Description	Min.	Max.	Unit
USIM_VDD	Power supply	2.7	3.05	V
V _{IH}	Input high voltage	2.06	3.25	V
V _{IL}	Input low voltage	-0.3	0.59	V
V _{OH}	Output high voltage	2.36	2.95	V
V _{OL}	Output low voltage	0.0	0.4	V

6.5. ESD Protection

If the static electricity generated by various ways discharges to the module, the module maybe damaged to a certain extent. Thus, please take proper ESD countermeasures and handling methods. For example, wearing anti-static gloves during the development, production, assembly and testing of the module; adding ESD protective components to the ESD sensitive interfaces and points in the product design.

Table 53: Electrostatics Discharge Characteristics (25 °C, 45 % Relative Humidity)

Tested Interfaces	Contact Discharge	Air Discharge	Unit
VBAT, GND	±5	±10	kV
All Antenna Interfaces	±4	±8	kV



Other Interfaces	±0.5	±1	kV

6.6. Operating and Storage Temperatures

Table 54: Operating and Storage Temperatures

Parameter	Min.	Тур.	Max.	Unit
Operating Temperature Range ¹²	-30	+25	+75	°C
Extended Operating Temperature Range ¹³	-40	-	+85	°C
Storage temperature range	-40	-	+90	°C

6.7. Thermal Consideration

In order to achieve better performance of the module, it is recommended to comply with the following principles for thermal consideration:

- On customer's PCB design, keep the module away from heat sources, especially high-power components such as processor, power amplifier, and power supply.
- Do not place large size components in the area where the module is located on the PCB, in order to facilitate the installation of heatsink.
- Maintain the integrity of the PCB copper layer and place as many thermal vias as possible.
- Considering the heat dissipation characteristics of the module, the heatsink should be attached on the top of the module.
- The heatsink should be designed with adequate fins to dissipate heat, and TIM (Thermal Interface Material) in contact between the heat sink and the module should have high thermal conductivity, good softness and good wettability.
- The heatsink should be fastened with four screws to ensure that it is in close contact with the module, so as to prevent the heatsink from falling off during the drop, vibration test, and transportation.

The following figures show the placement and fixing of the heat sink for reference.

_

¹² To meet this operating temperature range, you need to ensure effective thermal dissipation, for example, by adding passive or active heatsinks, heat pipes, vapor chambers, etc. Within this range, the module can meet 3GPP specifications. ¹³ To meet this extended temperature range, you need to ensure effective thermal dissipation, for example, by adding passive or active heatsinks, heat pipes, vapor chambers, etc. Within this range, the module remains the ability to establish and maintain functions such as voice, SMS, etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as P_{out}, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.






Figure 46: Heatsink Placement




Figure 47: Heatsink Fixing

The module offers the best performance when the internal IC chips stay below its maximum junction temperature, When IC reaches or exceeds this temperature, the module may still work but the performance and function (such as RF output power, data rate, etc.) will be affected to a certain extent. Therefore, the thermal design should be maximally optimized to make sure all internal ICs temperature always maintains below the maximum junction temperature with enough margin.



7 Mechanical Information

This chapter describes the mechanical dimensions of the module. All dimensions are measured in millimeter (mm), and the dimensional tolerances are ±0.2 mm unless otherwise specified.

7.1. Mechanical Dimensions




Figure 48: Module Top and Side Dimensions (Unit: mm)






Figure 49: Module Bottom Dimensions (Bottom View, Unit: mm)

NOTE

The package warpage level of the module conforms to the *JEITA ED-7306* standard.



7.2. Recommended Footprint




Figure 50: Recommended Footprint

NOTE

- 1. Keep at least 3 mm between the module and other components on the motherboard to improve soldering quality and maintenance convenience.
- 2. To keep the reliability of the mounting and soldering, keep the motherboard thickness as at least 1.2 mm.



7.3. Top and Bottom Views




Figure 51: Top & Bottom Views of RG520N Series




Figure 52: Top & Bottom Views of RG520F Series

NOTE

Images above are for illustration purpose only and may differ from the actual module. For authentic appearance and label, please refer to the module received from Quectel.



8 Storage, Manufacturing & Packaging

8.1. Storage Conditions

The module is provided with vacuum-sealed packaging. MSL of the module is rated as 3. The storage requirements are shown below.

- 1. Recommended Storage Condition: The temperature should be 23 ±5 °C and the relative humidity should be 35–60 %.
- 2. The storage life (in vacuum-sealed packaging) is 12 months in recommended storage condition.
- 3. The floor life of the module is 168 hours ¹⁴ in a plant where the temperature is 23 ±5 °C and relative humidity is below 60 %. After the vacuum-sealed packaging is removed, the module must be processed in reflow soldering or other high-temperature operations within 168 hours. Otherwise, the module should be stored in an environment where the relative humidity is less than 10 % (e.g. a drying cabinet).
- 4. The module should be pre-baked to avoid blistering, cracks and inner-layer separation in PCB under the following circumstances:
 - The module is not stored in recommended storage condition;
 - Violation of the third requirement above occurs;
 - Vacuum-sealed packaging is broken, or the packaging has been removed for over 24 hours;
 - Before module repairing.
- 5. If needed, the pre-baking should follow the requirements below:
 - The module should be baked for 8 hours at 120 ±5 °C;
 - All modules must be soldered to PCB within 24 hours after the baking, otherwise they should be put in a dry environment such as in a drying oven.

¹⁴ This floor life is only applicable when the environment conforms to *IPC/JEDEC J-STD-033*. It is recommended to start the solder reflow process within 24 hours after the package is removed if the temperature and moisture do not conform to, or are not sure to conform to *IPC/JEDEC J-STD-033*. And do not remove the packages of tremendous modules if they are not ready for soldering.



NOTE

- 1. To avoid blistering, layer separation and other soldering issues, extended exposure of the module to the air is forbidden.
- Take out the module from the package and put it on high-temperature-resistant fixtures before baking. All modules must be soldered to PCB within 24 hours after the baking, otherwise put them in the drying oven. If shorter baking time is desired, see IPC/JEDEC J-STD-033 for the baking procedure.
- 3. Pay attention to ESD protection, such as wearing anti-static gloves, when touching the modules.

8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. Apply proper force on the squeegee to produce a clean stencil surface on a single pass. To guarantee module soldering quality, the thickness of stencil for the module is recommended to be 0.15–0.18 mm. For more details, please refer to **document [9]**.

The peak reflow temperature should be 235–246 °C, with 246 °C as the absolute maximum reflow temperature. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted only after reflow soldering for the other side of PCB has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below.




Figure 53: Recommended Reflow Soldering Thermal Profile



Table 55: Recommended Thermal Profile Parameters

Factor	Recommendation
Soak Zone	
Max slope	1 to 3 °C/s
Soak time (between A and B: 150 °C and 200 °C)	70 to 120 s
Reflow Zone	
Max slope	2 to 3 °C/s
Reflow time (D: over 217° C)	40 to 70 s
Max temperature	235 to 246 °C
Cooling down slope	-1.5 to -3 °C/s
Reflow Cycle	
Max reflow cycle	1

NOTE

- 1. If a conformal coating is necessary for the module, do NOT use any coating material that may chemically react with the PCB or shielding cover, and prevent the coating material from flowing into the module.
- 2. Avoid using ultrasonic technology for module cleaning since it can damage crystals inside the module.
- 3. Due to the complexity of the SMT process, please contact Quectel Technical Supports in advance for any situation that you are not sure about, or any process (e.g. selective soldering, ultrasonic soldering) that is not mentioned in *document [9]*.

8.3. Packaging Specifications

The module adopts carrier tape packaging and details are as follow:

8.3.1. Carrier Tape

Dimension details are as follow:






Figure 54: Carrier Tape Dimension Drawing

Table 56: Carrier Tape Dimension Table (Unit: mm)

W	Р	Т	A0	В0	K0	K1	F	E
72	56	0.4	44.7	41.7	4.2	5.2	34.2	1.75

8.3.2. Plastic Reel





Figure 55: Plastic Reel Dimension Drawing

Table 57: Plastic Reel Dimension Table (Unit: mm)

øD1	øD2	W
380	180	72.5





8.3.3. Packaging Process



Place the module into the carrier tape and use the cover tape to cover them; then wind the heat-sealed carrier tape to the plastic reel and use the protective tape for protection. One plastic reel can load 200 modules.

Place the packaged plastic reel, humidity indicator card and desiccant bag into a vacuum bag, then vacuumize it.





Place the vacuum-packed plastic reel into a pizza box.

Put 4 pizza boxes into 1 carton and seal it. One carton can pack 800 modules.




Figure 56: Packaging Process



9 Appendix A References

Table 58: Related Documents

Document Name
[1] Quectel_RG520N-EU_CA&EN-DC_Features
[2] Quectel_RG520N-NA_CA&EN-DC_Features
[3] Quectel_RG520F-EU_CA&EN-DC_Features
[4] Quectel_RG520F-NA_CA&EN-DC_Features
[5] Quectel_5G_EVB_User_Guide
[6] Quectel_RG520N&RG5x0F&RM5x0N&RM5x0F_Series_AT_Commands_Manual
[7] Quectel_RG520N&RG5x0F&RM5x0N&RM5x0F_Series_GNSS_Application_Note
[8] Quectel_RF_Layout_Application_Note
[9] Quectel_Module_Secondary_SMT_Application_Note
[10] Quectel_RG520F&RG520N_Series_Reference_Design

Table 59: Terms and Abbreviations

Abbreviation	Description
1PPS	1 Pulse Per Second
ADC	Analog-to-Digital Converter
AMR-WB	Adaptive Multi-Rate Wideband
AON	Active Optical Network
AP	Application Processor
bps	Bits Per Second



BPSK	Binary Phase Shift Keying
CA	Carrier Aggregation
CTS	Clear To Send
DAI	Digital Audio Interface
DCE	Data Communications Equipment
DC-HSDPA	Dual-carrier High Speed Downlink Packet Access
DDR	Double Data Rate
DFOTA	Delta Firmware Upgrade Over The Air
DL	Downlink
DRX	Discontinuous Reception
DRX	Diversity Receive
DTE	Data Terminal Equipment
DTR	Data Terminal Ready
ESD	Electrostatic Discharge
FDD	Frequency Division Duplex
FEM	Front-End Module
GLONASS	Global Navigation Satellite System (Russia)
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
GRFC	General RF Control
НВ	High Band
HPUE	High Power User Equipment
HSDPA	High Speed Downlink Packet Access
HSPA	High Speed Packet Access
HSUPA	High Speed Uplink Packet Access



IC	Integrated Circuit
I2C	Inter-Integrated Circuit
128	Inter-IC Sound
I/O	Input/Output
LAA	License Assisted Access
LB	Low Band
LED	Light Emitting Diode
LGA	Land Grid Array
LMHB	Low/Middle/High Band
LNA	Low Noise Amplifier
LTE	Long Term Evolution
MAC	Media Access Control
MB	Middle Band
МНВ	Middle/High Band
MIMO	Multiple Input Multiple Output
MO	Mobile Originated
MT	Mobile Terminated
NR	New Radio
NSA	Non-Stand Alone
PA	Power Amplifier
PAP	Password Authentication Protocol
PC	Personal Computer
PCB	Printed Circuit Board
PCle	Peripheral Component Interconnect Express
PCM	Pulse Code Modulation



PDA	Personal Digital Assistant
PDU	Protocol Data Unit
PHY	Physical Layer
PRX	Primary Receive
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
QZSS	Quasi-Zenith Satellite System
RF	Radio Frequency
RGMII	Reduced Gigabit Media Independent Interface
RHCP	Right Hand Circularly Polarized
Rx	Receive
SA	Stand Alone
SCS	Sub-Carrier Space
SD	Secure Digital
SIB	System Information Block
SIMO	Single Input Multiple Output
SMD	Surface Mount Device
SMS	Short Message Service
SoC	System on a Chip
SPI	Serial Peripheral Interface
STB	Set Top Box
TDD	Time Division Duplexing
TRX	Transmit & Receive
Тх	Transmit
UART	Universal Asynchronous Receiver/Transmitter



UHB	Ultra High Band
UL	Uplink
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code
USB	Universal Serial Bus
(U)SIM	Universal Subscriber Identity Module
VBAT	Voltage at Battery (Pin)
V _{IH} max	Maximum High-level Input Voltage
V _{IH} min	Minimum High-level Input Voltage
V _{IL} max	Maximum Low-level Input Voltage
V _{IL} min	Minimum Low-level Input Voltage
Vmax	Maximum Voltage
Vmin	Minimum Voltage
Vnom	Nominal Voltage
V _{OH} max	Maximum High-level Output Voltage
V _{OH} min	Minimum High-level Output Voltage
V _{OL} max	Maximum Low-level Output Voltage
VSWR	Voltage Standing Wave Ratio
WCDMA	Wideband Code Division Multiple Access
WLAN	Wireless Local Area Network
WWAN	Wireless Wide Area Network



10 Appendix B Operating Frequency

Table 60: Operating Frequencies (5G)

5G	Duplex Mode	Uplink Operating Band	Downlink Operating Band	Unit
n1	FDD	1920–1980	2110–2170	MHz
n2	FDD	1850–1910	1930–1990	MHz
n3	FDD	1710–1785	1805–1880	MHz
n5	FDD	824–849	869–894	MHz
n7	FDD	2500–2570	2620–2690	MHz
n8	FDD	880–915	925–960	MHz
n12	FDD	699–716	729–746	MHz
n13	FDD	777–787	746–756	MHz
n14	FDD	788–798	758–768	MHz
n18	FDD	815–830	860–875	MHz
n20	FDD	832–862	791–821	MHz
n24	FDD	1626.5–1660.5	1525–1559	MHz
n25	FDD	1850–1915	1930–1995	MHz
n26	FDD	814–849	859–894	MHz
n28	FDD	703–748	758–803	MHz
n29	SDL	-	717–728	MHz
n30	FDD	2305–2315	2350–2360	MHz
n34	TDD	2010–2025	2010–2025	MHz
n38	TDD	2570–2620	2570–2620	MHz



5G	Duplex Mode	Uplink Operating Band	Downlink Operating Band	Unit
n39	TDD	1880–1920	1880–1920	MHz
n40	TDD	2300–2400	2300–2400	MHz
n41	TDD	2496–2690	2496–2690	MHz
n46	TDD	5150-5925	5150–5925	MHz
n47	TDD	5855–5925	5855–5925	MHz
n48	TDD	3550–3700	3550–3700	MHz
n50	TDD	1432–1517	1432–1517	MHz
n51	TDD	1427–1432	1427–1432	MHz
n53	TDD	2483.5–2495	2483.5–2495	MHz
n65	FDD	1920–2010	2110–2200	MHz
n66	FDD	1710–1780	2110–2200	MHz
n67	SDL	-	738–758	MHz
n70	FDD	1695–1710	1995–2020	MHz
n71	FDD	663–698	617–652	MHz
n74	FDD	1427–1470	1475–1518	MHz
n75	SDL	-	1432–1517	MHz
n76	SDL	-	1427–1432	MHz
n77	TDD	3300–4200	3300–4200	MHz
n78	TDD	3300–3800	3300–3800	MHz
n79	TDD	4400–5000	4400–5000	MHz
n80	SUL	1710–1785	-	MHz
n81	SUL	880–915	-	MHz
n82	SUL	832–862	-	MHz
n83	SUL	703–748	-	MHz
n84	SUL	1920–1980	-	MHz



5G	Duplex Mode	Uplink Operating Band	Downlink Operating Band	Unit
n85	FDD	698–716	728–746	MHz
n86	SUL	1710–1780	-	MHz
n89	SUL	824–849	-	MHz
n90	TDD	2496–2690	2496–2690	MHz
n91	FDD	832–862	1427–1432	MHz
n92	FDD	832–862	1432–1517	MHz
n93	FDD	880–915	1427–1432	MHz
n94	FDD	880–915	1432–1517	MHz
n95	SUL	2010–2025	-	MHz
n96	TDD	5925–7125	5925–7125	MHz
n97	SUL	2300–2400	-	MHz
n98	SUL	1880–1920	-	MHz
n99	SUL	1626.5–1660.5	-	MHz
n257	-	26.50–29.50	26.50–29.50	GHz
n258	-	24.25–27.50	24.25–27.50	GHz
n260	-	37.00–40.00	37.00–40.00	GHz
n261	-	27.50–28.35	27.50–28.35	GHz

Table 61: Operating Frequencies (2G + 3G + 4G)

2G	3G	4G	Duplex Mode	Uplink	Downlink	Unit
-	B1	B1	FDD	1920–1980	2110–2170	MHz
PCS1900	B2/BC1	B2	FDD	1850–1910	1930–1990	MHz
DCS1800	В3	В3	FDD	1710–1785	1805–1880	MHz
-	B4	B4	FDD	1710–1755	2110–2155	MHz
GSM850	B5/BC0	B5	FDD	824–849	869–894	MHz



-	B6	-	FDD	830–840	875–885	MHz
-	B7	В7	FDD	2500–2570	2620–2690	MHz
EGSM900	B8	В8	FDD	880–915	925–960	MHz
-	B9	В9	FDD	1749.9–1784.9	1844.9–1879.9	MHz
-	B10	B10	FDD	1710–1770	2110–2170	MHz
-	B11	B11	FDD	1427.9–1447.9	1475.9–1495.9	MHz
-	B12	B12	FDD	699–716	729–746	MHz
-	B13	B13	FDD	777–787	746–756	MHz
-	B14	B14	FDD	788–798	758–768	MHz
-	-	B17	FDD	704–716	734–746	MHz
-	-	B18	FDD	815–830	860–875	MHz
-	B19	B19	FDD	830–845	875–890	MHz
-	B20	B20	FDD	832–862	791–821	MHz
-	B21	B21	FDD	1447.9–1462.9	1495.9–1510.9	MHz
-	B22	B22	FDD	3410–3490	3510–3590	MHz
-	-	B24	FDD	1626.5–1660.5	1525–1559	MHz
-	B25	B25	FDD	1850–1915	1930–1995	MHz
-	B26	B26	FDD	814–849	859–894	MHz
-	-	B27	FDD	807–824	852–869	MHz
-	-	B28	FDD	703–748	758–803	MHz
-	-	B29	FDD ¹⁵	-	717–728	MHz
-	-	B30	FDD	2305–2315	2350–2360	MHz
-	-	B31	FDD	452.5–457.5	462.5–467.5	MHz
-	-	B32	FDD ¹⁵	-	1452–1496	MHz
-	B33	B33	TDD	1900–1920	1900–1920	MHz

¹⁵ Restricted to E-UTRA operation when carrier aggregation is configured. The downlink operating band is paired with the uplink operating band (external) of the carrier aggregation configuration that is supporting the configured Pcell.



-	B34	B34	TDD	2010–2025	2010–2025	MHz
-	B35	B35	TDD	1850–1910	1850–1910	MHz
-	B36	B36	TDD	1930–1990	1930–1990	MHz
	B37	B37	TDD	1910–1930	1910–1930	MHz
-	B38	B38	TDD	2570–2620	2570–2620	MHz
-	B39	B39	TDD	1880–1920	1880–1920	MHz
-	B40	B40	TDD	2300–2400	2300–2400	MHz
-	-	B41	TDD	2496–2690	2496–2690	MHz
-	-	B42	TDD	3400–3600	3400–3600	MHz
-	-	B43	TDD	3600–3800	3600–3800	MHz
-	-	B44	TDD	703–803	703–803	MHz
-	-	B45	TDD	1447–1467	1447–1467	MHz
-	-	B46	TDD	5150–5925	5150–5925	MHz
-	-	B47	TDD	5855–5925	5855–5925	MHz
-	-	B48	TDD	3550–3700	3550–3700	MHz
-	-	B50	TDD	1432–1517	1432–1517	MHz
-	-	B51	TDD	1427–1432	1427–1432	MHz
-	-	B52	TDD	3300–3400	3300–3400	MHz
-	-	B65	FDD	1920–2010	2110–2200	MHz
-	-	B66	FDD	1710–1780	2110–2200 ¹⁶	MHz
-	-	B67	FDD ¹⁵	-	738–758	MHz
-	-	B68	FDD	698–728	753–783	MHz
-	-	B69	FDD ¹⁵	-	2570–2620	MHz
-	-	B70	FDD ¹⁷	1695–1710	1995–2020	MHz

¹⁶ The range 2180-2200 MHz of the DL operating band is restricted to E-UTRA operation when carrier aggregation is

configured.

17 The range 2010–2020 MHz of the DL operating band is restricted to E-UTRA operation when carrier aggregation is configured and TX-RX separation is 300 MHz. The range 2005–2020 MHz of the DL operating band is restricted to E-UTRA operation when carrier aggregation is configured and TX-RX separation is 295 MHz.



-	-	B71	FDD	663–698	617–652	MHz
-	-	B72	FDD	451–456	461–466	MHz
-	-	B73	FDD	450–455	460–465	MHz
-	-	B74	FDD	1427–1470	1475–1518	MHz
-	-	B75	FDD ¹⁵	-	1432–1517	MHz
-	-	B76	FDD ¹⁵	-	1427–1432	MHz
-	-	B85	FDD	698–716	728–746	MHz
-	-	B87	FDD	410–415	420–425	MHz
-	-	B88	FDD	412–417	422–427	MHz

OEM/Integrators Installation Manual

Important Notice to OEM integrators 1. This module is limited to OEM installation ONLY. 2. This module is limited to installation in mobile or fixed applications, according to Part 2.1091(b). 3. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations 4. For FCC Part 15.31 (h) and (k): The host manufacturer is responsible for additional testing to verify compliance as a composite system. When testing the host device for compliance with Part 15 Subpart B, the host manufacturer is required to show compliance with Part 15 Subpart B while the transmitter module(s) are installed and operating. The modules should be transmitting and the evaluation should confirm that the module's intentional emissions are compliant (i.e. fundamental and out of band emissions). The host manufacturer must verify that there are no additional unintentional emissions other than what is permitted in Part 15 Subpart B or emissions are complaint with the transmitter(s) rule(s). The Grantee will provide guidance to the host manufacturer for Part 15 B requirements if needed.

Important Note

notice that any deviation(s) from the defined parameters of the antenna trace, as described by the instructions, require that the host product manufacturer must notify to Quectel that they wish to change the antenna trace design. In this case, a Class II permissive change application is required to be filed by the USI, or the host manufacturer can take responsibility through the change in FCC ID (new application) procedure followed by a Class II permissive change application

End Product Labeling

When the module is installed in the host device, the FCC ID label must be visible through a window on the final device or it must be visible when an access panel, door or cover is easily re-moved. If not, a second label must be placed on the outside of the final device that contains the following text: "Contains FCC ID: XMR2023RG520NNA" The FCC ID can be used only when all FCC compliance requirements are met.

Antenna

- (1) The antenna must be installed such that 20 cm is maintained between the antenna and users,
- (2) The transmitter module may not be co-located with any other transmitter or antenna.

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

To comply with FCC regulations limiting both maximum RF output power and human exposure to RF radiation, maximum antenna gain (including cable loss) must not exceed

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual

Federal Communication Commission Interference Statement

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

List of applicable FCC rules

This module has been tested and found to comply with part 22, part 24, part 27, part 90, part 96 requirements for Modular Approval.

The modular transmitter is only FCC authorized for the specific rule parts (i.e., FCC transmitter rules) listed on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification. If the grantee markets their product as being Part 15 Subpart B compliant (when it also contains unintentional-radiator digital circuity), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

This device is intended only for OEM integrators under the following conditions: (For module device use)

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and
- 2) The transmitter module may not be co-located with any other transmitter or antenna.

As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

Radiation Exposure Statement

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment.

This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body.