

## Technical Description

The Equipment Under Test (EUT) is a PID with internal WiFi module operating at 2.412-2.462GHz, 11 channels with 5MHz channel spacing. The EUT has a resistive touch screen and can be operated by stylus or your nail tapping the screen. The device is powered by 2 X 4.2V rechargeable batteries or an AC/DC Adapter (INPUT: AC100-240, 50/60Hz 0.65A; OUTPUT: DC 9V, 2.5A). For more detailed features description, please refer to the user's manual.

Type of Modulation: CCK for 802.11b and OFDM for 802.11g.  
Antenna Type: Internal Integral PIFA Antenna.

### Frequency List:

2412MHz, 2417MHz, 2422MHz, 2427MHz, 2432MHz, 2437MHz, 2442MHz, 2447MHz, 2452MHz, 2457MHz, 2462MHz

### Main IC Function:

#### 1. MAIN PCB

- 1) U1\*(IMAP200) is CPU with varied function such as Control Unit Arithmetic Logic Unit. (The symbol \* express English Letter.)
- 2) U4 and U5 are DDR2 SDRAM.
- 3) U3 is NAND flash memory.
- 4) U31 is HDMI decode IC.
- 5) U8 is SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER.
- 6) U29 is isolation transformer.
- 7) U30 is G-Sensor.
- 8) U28 is audio decode IC.
- 9) Q12 and U43 are rechargeable IC.
- 10) U35, U36, U37, U38, U20, U13, U15, U18, U22, U11, U30, U41, U7, U40, U27, U34 and U2 are power regulator
- 11) U6 and U9 are power amplifier.
- 12) X2 is oscillator for U1 main frequency.
- 13) X7 is oscillator for U1 RTC frequency.
- 14) X4 is oscillator for U8.
- 15) U25 is touch screen controller.
- 16) U27 is GPS IC.
- 17) U42 is CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY.
- 18) U32 is reduced Swing LVDS 24-Bit / 18-Bit Color Host LCD Panel Interface.
- 19) J6 is PC camera connector.

## **2. WIFI PCB**

- 1) U7 is MCU for RF Signal control.
- 2) U3 is power amplifier.
- 3) U4 is 1.5W L/ S-BAND SPDT SWITCH
- 4) U1 is band pass filter.
- 5) U5 is oscillator for U7.

## **RF IC SPECIFICATION**

**Application**

- IEEE802.11 b/g Wireless Local Area Networks
- USB 2.0 Wi-Fi Dongle

**Features**

- CMOS Technology with RF, Baseband, and MAC Integrated.
- 1T1R Mode with 54Mbps PHY Rate for Both Transmit and Receiving.
- WEP 64/128, WPA, WPA2
- QoS-WMM, WMM-PS
- Multiple BSSID Support
- USB 2.0
- International Regulation - 802.11d + h
- Cisco CCX Support
- Bluetooth Co-existence
- Low Power with Advanced Power Management
- Operating Systems - Windows XP, 2000, ME, 98SE, Vista, Linux, MAC

standards, delivers reliable, cost-effective, throughput from an extended distance. Optimized RF architecture and baseband algorithms provide superb performance and low power consumption. Intelligent MAC design. deploys a high efficient USB engine and hardware data processing accelerators without overloading the host processor. The RT2070 is designed to support standard based features in the areas of security, quality of service and international regulation, giving end users the greatest performance anytime in any circumstance.

**Order Information**


Part Number	Temp Range	Package
RT2070L	-10~85°C	Green/RoHS Compliant 76LD QFN (9mmx9mm)

**Product Description**

The RT2070 is a highly integrated MAC/BBP and 2.4 GHz RF single chip with 54Mbps PHY rate supporting. It fully complies with IEEE 802.11 b/g feature rich wireless connectivity at high

Ralink Technology, Corp. (Taiwan)  
 5th F. No. 36, Taiyuan St, Jhubei City, Hsin-Chu, Taiwan, R.O.C.  
 Tel: 886-3-567-8868 Fax: 886-3-567-8818

Ralink Technology, Corp. (USA) Cupertino, CA9501420833  
 Stevens Creek Blvd. Ste 200  
 Tel: (408) 725-8070 Fax: (408) 725-8069  
<http://www.ralinktech.com>

**Block Diagram**


## Table of Content

1. Pin Layout.....	1
2. Pin Description .....	2
3. Maximum Ratings, Operation Conditions and Electrical Characteristics .....	5
3.1. Absolute Maximum Ratings .....	5
3.2. Thermal Information .....	5
3.3. Operating Conditions .....	5
3.4. Storage Condition.....	5
3.5. DC Electrical Characteristics.....	5
4. Register map .....	8
4.1. SCH registers .....	9
4.2. PBF registers.....	10
4.3. TEST registers .....	16
4.4. MAC registers .....	20
4.5.1. MAC System configuration registers (offset:0x1000) .....	20
4.5.2. MAC Timing Control Registers (offset:0x1100) .....	24
4.5.3. MAC Power save configuration registers (offset:0x1200) .....	28
4.5.4. MAC TX configuration registers (offset: 0x1300) .....	28
4.5.5. MAC RX configuration registers (offset: 0x1400).....	38
4.5.6. MAC Security Configuration Registers (offset:0x1500).....	40
4.5.7. MAC HCCA/PSMP CSR (offset:0x1600).....	40
4.5.8. MAC Statistic Counters (offset:0x1700) .....	41
4.5.9. MAC search table (offset: 0x1800).....	44
4.5. Security table/CIS/Beacon/NULL frame (offset: 0x4000) .....	45
4.5.1. Security Entry format .....	45
4.5.2. Security Table .....	46
4.5.3. Shared Memory between MCU and host (offset:0x7010~0x701F) .....	48
5. Descriptor and Wireless information.....	49
5.1. TXINF .....	49
5.2. TXWI format .....	49
5.3. RXWI format .....	49
5.4. Brief PHY rate format and definition.....	51
6. Package Information .....	53
7. Revision History .....	55

### 1. Pin Layout

RT2070			
RF_RF2G_INP	1	RF_IO_V12A	76
RF_RF2G_INN	2	VCO_VCO_V12A	75
RF_RF_V12A	3	VCO_LO_V12A	74
RF_RF2G_OUTP	4	PLL_VC_CAP	73
RF_IO_V33A	5	PLL_PRE_V12A	72
RF_PA_PE	6	PLL_DIV_V12A	71
RF_TSSI_IN	7	PLL_X1	70
BASE_1_V12A	8	PLL_X2	69
LDO_CORE_VO12	9	BG_V33A	68
LDO_CORE_VI15	10	BG_RES_12K	67
RST_N	11	BG_VBG	66
LDO_FUSE_VO25	12	LDO_OUT2_V12A	65
LDO_FUSE_VI33	13	LDO_IN12_VX	64
VDD	14	LDO_OUT1_V12A	63
TR_SWO	15	ADC_VCC12A	62
TR_SWNO	16	ADC_VREFP	61
EXT_PM_MODE	17	ADC_VREFN	60
CPU_PFL_CSN	18	ADC_VCC12A	59
LED_ACT_N	19	ADC_VCC12A	58
LED_RDYB_N	20	ADC_VCC12D	57
VDD	21	ADC_VCC12D	56
VCCIO	22	ADC_VREF025P	55
TESTEN	23	ADC_VREF025N	54
SEL_EFUSE	24	ADC_VREF	53
LNA_PE	25	ADC_V33A	52
GPIO3	26	BASE_2_V12A	51
GPIO2	27	BASE_TRX_IP	50
GPIO1	28	BASE_TRX_IN	49
GPIO0	29	BASE_TRX_QP	48
USB_SUSPM	30	BASE_TRX_QN	47
SEL_EXT_CLK	31	PLLDVDD	46
CLK_EXT	32	PLLAVDD	45
VDD	33	VCCIO	44
VRES	34	VDD	43
VDDA	35	SPI50	42
PADM	36	SPI51	41
PADP	37	SPI5CK	40
VDDL	38	SPI5CSN	39

**2. Pin Description**

Pin	Name	Type*	Description
<b>RF TX/RX: 3 pins</b>			
1	RF_RF2G_INP	I	Rx RF input
2	RF_RF2G_INN	I	Rx RF input
4	RF_RF2G_OUTP	O	Transmit RF output (2.4GHz)
<b>RF Power: 16 pins</b>			
3	RF_RF_V12A	P	1.2V power supply for RF circuits
5	RF_IO_V33A	P	3.3V power supply for RF IO
8	BASE_1_V12A	P	1.2V power supply for baseband circuits
51	BASE_2_V12A	P	1.2V power supply for baseband circuits
52	ADC_V33A	P	3.3V analog power supply for ADC
56,57	ADC_VCC12D	P	1.2V digital power supply for ADC and DAC
58,59,62	ADC_VCC12A	P	1.2V analog power supply for ADC and DAC
68	BG_V33A	P	3.3V power supply for bandgap reference
71	PLL_DIV_V12A	P	1.2V power supply for digital CMOS divider of PLL
72	PLL_PRE_V12A	P	1.2V power supply for prescaler of PLL
74	VCO_LO_V12A	P	1.2V power supply for LO buffers
75	VCO_VCO_V12A	P	1.2V power supply for internal VCO
76	RF_LO_V12A	P	1.2V power supply for LO buffers
<b>RF LDO: 3 pins</b>			
63	LDO_OUT1_V12A	O	1.2V output of LDO1 (supply up to 100mA)
64	LDO_IN12_VX	P	1.5/1.8V power supply for LDO1 and LDO2 (consuming up to 120mA)
65	LDO_OUT2_V12A	O	1.2V output of LDO2 (supply up to 20mA)
<b>RF PLL: 2 pins</b>			
69	PLL_X2	I	Crystal inputs
70	PLL_X1	I	Crystal inputs or external crystal oscillator input (PLL_X1 only)
<b>RF REF: 8 pins</b>			
53	ADC_VREF	IO	Main ADC reference voltage
54	ADC_VREF025N	IO	Auxiliary ADC reference voltages
55	ADC_VREF025P	IO	Auxiliary ADC reference voltages
60	ADC_VREFN	IO	Auxiliary ADC reference voltages
61	ADC_VREFP	IO	Auxiliary ADC reference voltages
66	BG_VBG	IO	Bandgap voltage
67	BG_RES_12K	IO	12K ohm precision resistor for reference current
73	PLL_VC_CAP	IO	Control voltage of internal VCO
<b>RF Misc.: 5 pins</b>			
7	RF_TSSI_IN	I	Transmit signal strength indicator input from power amplifier
47	BASE_TRX_QN	IO	Baseband Q differential input/output

48	BASE_TRX_QP	IO	Baseband Q differential input/output
49	BASE_TRX_IN	IO	Baseband I differential input/output
50	BASE_TRX_IP	IO	Baseband I differential input/output
<b>Digital LDO: 4 pins</b>			
9	LDO_CORE_VO12	O	1.2V LDO power output.
10	LDO_CORE_VI15	P	1.5V power supply for internal LDO
12	LDO_FUSE_VO25	O	2.5V LDO power output
13	LDO_FUSE_VI33	P	3.3V power supply for internal LDO
<b>RF Control: 4 pins</b>			
6	RF_PA_PE	O	Enable control output to external power amplifier
15	TR_SW0	O	Positive signal of RX and TX switching control
16	TR_SWN0	O	Negative signal of RX and TX switching control
25	LNA_PE	O	Enable control output to external LNA
<b>LED: 2 pins</b>			
19	LED_ACT_N	O	For driving the LED when the wireless device is transmitting
20	LED_RDYG_N	O	For driving the LED when the wireless device is active
<b>GPIO: 4 pins</b>			
26	GPIO3	IO	GPIO
27	GPIO2	IO	GPIO
28	GPIO1	IO	GPIO
29	GPIO0	IO	GPIO
<b>USB: 5 pins</b>			
34	VRES	IO	Connect to external 8.2K resistor (the 8.2K resistor connects one end to VRES and the other end to PCB ground)
35	VDDA	P	3.3V USB power
36	PADM	IO	D- line of USB 2.0
37	PADP	IO	D+ line of USB 2.0
38	VDDL	P	1.2V USB power
<b>EEPROM: 4 pins</b>			
39	SPICSN	O	EEPROM chip select
40	SPISCK	O	EEPROM clock
41	SPISI	O	serial data to EEPROM
42	SPISO	I	serial data from EEPROM
<b>PLL Power: 2 pins</b>			
45	PLLAVDD	P	1.2V PLL power
46	PLLDVDD	P	1.2V PLL power
<b>Core Power: 4 pins</b>			
14,21,33,43	VDD	P	1.2V core power
<b>IO Power: 2 pins</b>			
22,44	VCCIO	P	3.3V IO power

Misc.: 8 pins			
11	RST_N	I	0: reset the whole chip 1: normal function active
23	TESTEN	I	1: enable test mode. For normal function, tie to GND.
24	SEL_EFUSE	I	1: use internal e-fuse 0: use external EEPROM
17	EXT_PM_MODE	I	1: use external program memory 0: use internal ROM
18	CPU_PFL_CSN	O	Parallel flash chip select
30	USB_SUSPM	O	0: USB is in suspended state 1: USB is in active state
31	SEL_EXT_CLK	I	1: use 12MHz external clock for USB PHY 0: use internal clock. For normal function, tie to GND
32	CLK_EXT	I	External clock input. Enable by setting SEL_EXT_CLK = 1. For normal function, tie to GND.
<b>GND: exposed pad</b>			

\*Notation of Type:

- I : input
- O : output
- IO : bi-direction
- P : power

(The remainder of this page is intentionally left blank)



**3. Maximum Ratings, Operation Conditions and Electrical Characteristics**
**3.1. Absolute Maximum Ratings**

Core Supply Voltage.....1.32V  
 I/O Supply Voltage .....3.6V  
 Input, Output or I/O Voltage ..... GND -0.3V to Vcc+0.3V

**3.2. Thermal Information**

Thermal Resistance  $\theta_{JA}$  ( $^{\circ}\text{C}/\text{W}$ ) in free air for QFN (9mmx9mm) package.....20.5  $^{\circ}\text{C}/\text{W}$   
 Maximum Junction Temperature (Plastic Package) .....125 $^{\circ}\text{C}$   
 Peak package body temperature .....250  $^{\circ}\text{C}$

**3.3. Operating Conditions**

Ambient Temperature Range .....-10 to 85 $^{\circ}\text{C}$   
 Core Supply Voltage .....1.2V +/- 10%  
 I/O Supply Voltage .....3.3V +/- 10%

**3.4. Storage Condition**

Calculated shelf life in sealed bag: 12 months among 0~40 $^{\circ}\text{C}$  and < 90% relative humidity (RH) storage condition.

After bag is opened, devices that subjected to solder reflow or other high temperature process must follow below constrains:

- a) Mounted within 168-hours of factory conditions < 30 $^{\circ}\text{C}$ /60%RH
- b) Humidity for storage needs to control at < 10% RH
- c) Baking is necessary if customer expose the component to air over 168 hrs, baking condition: 125 $^{\circ}\text{C}$  / 8hrs

**3.5. Maximum Lead Temperature (Soldering 10s)..... 260 $^{\circ}\text{C}$**

**3.6. DC Electrical Characteristics**

Parameters	Symbol	Conditions	Min	Typ	Max	Unit
3.3V Supply Voltage	Vcc33		2.7	3.3	3.6	V
1.2V Supply Voltage	Vcc12		1.08	1.2	1.32	V
<b>Receiving</b>						
3.3V Current Consumption	Icc33rx	HT40 MCS7		37		mA
1.2V Current Consumption	Icc12rx	HT40 MCS7		243		mA
<b>Transmission</b>						
3.3V Current Consumption	Icc33tx	HT40 MCS7		31		mA
1.2V Current Consumption	Icc12tx	HT40 MCS7		124		mA

**3.7. RF DC Electrical Characteristics**

Ta=25 °C, unless otherwise specified.

## RF Transceiver

Parameters	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage	Vcc33		2.7	3.3	3.6	V
	Vcc12		1.1	1.2	1.3	
Receive total supply current (receiver, excluding VCO and crystal oscillator)	Icc	1.2V		69		mA
		3.3V		6		
Internal VCO		3 current modes	1.8		2.8	mA
Transmit total supply current (transmitter, excluding VCO and crystal oscillator)	Icc	1.2V		58		mA
		3.3V		6.5		
Crystal Oscillator		Low current		3		mA
		High current		8		
Analog-to-Digital Converters (receive I and Q)		40MHz	8-Bit	46		mA
		80MHz	8-Bit	92		
			5-Bit	40		
		80MHz	5-Bit			
Digital-to-Analog Converters (Transmit I and Q)				5.5		mA
Control Logic Input Voltage	V <sub>IH</sub>	Logic High	0.7*Vcc33			V
	V <sub>IL</sub>	Logic Low			0.3*Vcc33	
Control Logic Input Current	I <sub>HL</sub>		-10		10	A
Control Logic Output Voltage	V <sub>OH</sub>	Logic High		Vcc33		V
	V <sub>OL</sub>	Logic Low		0		
Power Amplifier Enable Control (Voltage Mode)	RF_PA_PE	Logic High		Vcc33		C
		On resistance		3		
Power Amplifier Enable Control (Current Mode)	RF_PA_PE	Code=1111111		6.35		mA
		Step size		50		A
		Output Compliance		Vcc33-0.25		V
Power down current	I			10		A
Power up/down speed					1	s
RX/TX, TX/RX Switching Speed					1	s

## Low Dropout Regulators (LDOs)

Parameters	Symbol	Conditions	Min	Typ	Max	Unit
Input Voltage	LDO_IN_VX		1.5		3.6	V
Output Voltage				1.2		V
Quiescent Current	LDO_IN0_V33D	LDO 0		6.3		A
	LDO_IN12_V33D	LDO 1		0.6		mA
	LDO_IN12_V33D	LDO 2		0.3		
	LDO_IN3_V33D	LDO 3		1.2		

Quiescent Current	LDO_IN0_VX	LDO 0		3.3		A
	LDO_IN1_VX	LDO 1		199		
	LDO_IN2_VX	LDO 2		100		
	LDO_IN3_VX	LDO 3		398		
Output Current	LDO_OUT0_V12D	LDO 0			20	mA
	LDO_OUT1_V12A	LDO 1			100	
	LDO_OUT2_V12A	LDO 2			20	
	LDO_OUT3_V12D	LDO 3			200	

### 3.8. RF AC Electrical Characteristics

#### 3.8.1 RF Receiver

$f_{RF} = 2437\text{MHz}$ ,  $f_{LO} = 3256\text{MHz}$ ,  $f_{\text{baseband}} = 5\text{MHz}$ , unless otherwise specified.


Parameters	Conditions	Min	Typ	Max	Unit
RF Frequency Range		2400		2500	MHz
LO Frequency Range		3216		3312	MHz
Conversion Voltage Gain (agc<5:1> = 11111)	lna_gain<1:0> = 11	92	90	100	dB
	lna_gain<1:0> = 10		74		
	lna_gain<1:0> = 01		61		
Gain Variation over RF Frequency	lna_gain<1:0> = 11			1	dB
Baseband Output Amplitude (Pin = -90 dBm, AGC code = 11111)	lna_gain<1:0> = 11		316		mV
	lna_gain<1:0> = 10		50		
	lna_gain<1:0> = 01		11.2		
Double-Sideband Noise Figure	lna_gain<1:0> = 11, agc<5:1> = 11111		5		dB
Input P1dB	lna_gain<1:0> = 11		-30		dBm
	lna_gain<1:0> = 10		-16		
	lna_gain<1:0> = 01		0		
LNA Gain Switching Time	RF to Baseband Filter Input			0.1	s
LO Leakage	RF Input				dBm

#### 3.8.2 RF Transmitter

$f_{RF} = 2437\text{MHz}$ ,  $f_{LO} = 3256\text{MHz}$ ,  $f_{\text{baseband}} = 5\text{MHz}$ , unless otherwise specified.

Parameters	Conditions	Min	Typ	Max	Unit
RF Frequency Range		2400		2500	MHz
LO Frequency Range		3216		3312	MHz
Output Power (OFDM)	Vin(rms)=45mV, ALC Code = 11000		-6		dBm
Output Power (CCK)	Vin(rms)=90mV, ALC Code = 11000		0		dBm
Output Power Variation over RF Frequency				1	dB
Output P1dB			3		dBm
ACPR (OFDM)	Pout=-6dBm, OFDM, 10MHz offset		-48	-45	dBc
Output Noise Floor	Pout=-6dBm, ALC Code = 10010		-141		dBm/Hz
LO Suppression	Pout=-6dBm		30		dBc
Carrier Suppression			30		dBc
Single-Sideband Suppression	$2f_{LO} - f_{RF}$	35	40		dBc
Tx ALC Gain Control Step	5-bit control = 32 levels		0.5		dB/step

### 4. Register map



**4.1.SCH registers**

WMM\_AIFSN\_CFG (offset:0x0214,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:12	RW	AIFSN3	WMM parameter AIFSN3	4'h0
11:8	RW	AIFSN2	WMM parameter AIFSN2	4'h0
7:4	RW	AIFSN1	WMM parameter AIFSN1	4'h0
3:0	RW	AIFSN0	WMM parameter AIFSN0	4'h0

WMM\_CWMIN\_CFG (offset:0x0218,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:12	RW	CW_MIN3	WMM parameter Cw_min3	4'h0
11:8	RW	CW_MIN2	WMM parameter Cw_min2	4'h0
7:4	RW	CW_MIN1	WMM parameter Cw_min1	4'h0
3:0	RW	CW_MIN0	WMM parameter Cw_min0	4'h0

WMM\_CWMAX\_CFG (offset:0x021C,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:12	RW	CW_MAX3	WMM parameter Cw_max3	4'h0
11:8	RW	CW_MAX2	WMM parameter Cw_max2	4'h0
7:4	RW	CW_MAX1	WMM parameter Cw_max1	4'h0
3:0	RW	CW_MAX0	WMM parameter Cw_max0	4'h0

WMM\_TXOP0\_CFG (offset:0x0220,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16	RW	TXOP1	WMM parameter TXOP1	16'h0
15:0	RW	TXOP0	WMM parameter TXOP0	16'h0

WMM\_TXOP1\_CFG (offset:0x0224,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16	RW	TXOP3	WMM parameter TXOP3	16'h0
15:0	RW	TXOP2	WMM parameter TXOP2	16'h0

GPIO\_CTRL (offset:0x0228,default :0x0000FF00)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:8	RW	GPIO_D	GPIO direction 0: Output 1: Input	8'hFF
7:0	RW	GPIO_O	GPIO data	8'h00

USB\_DMA\_CFG (offset:0x02A0,default :0x00000000)

Bits	Type	Name	Description	Init Value
31	R	TX_BUSY	USB DMA TX FSM busy	0
30	R	RX_BUSY	USB DMA RX FSM busy	0
29:24	R	EPOUT_VLD	OUT endpoint data valid	0
23	R/W	UDMA_TX_EN	USB DMA TX enable	0
22	R/W	UDMA_RX_EN	USB DMA RX enable	0
21	R/W	RX_AGG_EN	RX bulk aggregation enable	0
20	R/W	TXOP_HALT	Halt TXOP count down when TX buffer is full.	0

			0: disable 1: enable	
19	R/W	TX_CLEAR	Clear USB DMA TX path	0
18:17			Reserved	
16	R/W	PHY_WD_EN	USB PHY watch-dog enable	0
15:8	RW	RX_AGG_LMT	RX bulk aggregation limit. Unit is 1024 bytes	00
7:0	RW	RX_AGG_TO	RX bulk aggregation time-out count. Unit is 1 $\mu$ s	00

US\_CYC\_CNT (offset:0x02A4,default :0x00F00021)

Bits	Type	Name	Description	Init Value
31:25			Reserved	
24	R/W	TEST_EN	Test mode enable	0
23:16	R/W	TEST_SEL	Test mode selection	8'hf0
15:9			Reserved	
8	R/W	BT_MODE_EN	Blue-tooth mode enable	0
7:0	RW	US_CYC_CNT	Clock cycle count in 1 $\mu$ s. It's dependent on the interface clock rate. For PCI 33, set 8'h21. For PCI express, set 8'h7D. For USB, set 8'h1E.	8'h21

(The remainder of this page is intentionally left blank)

#### 4.2. PBF registers

SYS\_CTRL (offset: 0x0400, default :0x00002000)

Bits	Type	Name	Description	Init Value
31:18			Reserved	
17	R/W	PBF_MSEL	Packet buffer memory access selection. 0: address 0x8000 – 0xFFFF mapping to lower 32kB of packet buffer. 1: address 0x8000 – 0xBFFF mapping to higher 16kB of packet buffer.	0
16	R/W	HST_PM_SEL	Host program ram write selection. This bit is only for PCI/PCIe mode.	0
15			Reserved	
14	R/W	CAP_MODE	Packet buffer capture mode. 0: packet buffer in normal mode. 1: packet buffer in BBP capture mode.	0
13	R/W	PME_OEN	PCI and PCIE mode: PCI PME OEN USB mode: 1: force TR_PE=0, RF_PE = 0. 0: normal function.	1
12	R/W	CLKSELECT	MAC/PBF clock source selection. 0: from PLL 1: from 40MHz clock input	0
11	R/W	PBF_CLKEN	PBF clock enable.	0
10	R/W	MAC_CLK_EN	MAC clock enable.	0
9	R/W	DMA_CLK_EN	DMA clock enable.	0
8			Reserved	
7	R/W	MCU_READY	MCU ready. 8051 writes '1' to this bit to inform the host internal MCU is ready.	0
6:5			Reserved	
4	R/W	ASY_RESET	ASYNCR interface reset. Writing '1' to this bit will put ASYNCR into reset state.	0
3	R/W	PBF_RESET	PBF hardware reset. Writing '1' to this bit will put the PBF into reset state.	0
2	R/W	MAC_RESET	MAC hardware reset. Writing '1' to this bit will put the MAC into reset state.	0
1	R/W	DMA_RESET	DMA hardware reset. Write '1' to this bit to put DMA into reset state.	0
0	W1C	MCU_RESET	MCU hardware reset. This bit will be automatically cleared after several clock cycles.	0

HOST\_CMD (offset: 0x0404, default :0x00000000)

Bits	Type	Name	Description	Init Value
31:0	R/W	HST_CMD	Host command code. The host writes this register and triggers an interruption to 8051.	0

PBF\_CFG (offset: 0x0408, default :0x00F40016)

Bits	Type	Name	Description	Init Value
31:27			Reserved	
26:24	R/W	NULL2_SEL	NULL2 frame buffer selection (reuse beacon buffer). 0: use beacon #0 buffer (address set by 0x42C[7:0]) 1: use beacon #1 buffer (address set by 0x42C[15:8]) 2: use beacon #2 buffer (address set by 0x42C[23:16])	3'h0

			3: use beacon #3 buffer (address set by 0x42C[31:24]) 4: use beacon #4 buffer (address set by 0x430[7:0]) 5: use beacon #5 buffer (address set by 0x430[15:8]) 6: use beacon #6 buffer (address set by 0x430[23:16]) 7: use beacon #7 buffer (address set by 0x430[31:24])	
23:21	R/W	TX1Q_NUM	Queue depth of Tx1Q. The maximum number is 7.	3'h7
20:16	R/W	TX2Q_NUM	Queue depth of Tx2Q. The maximum number is 20.	5'h14
15	R/W	NULL0_MODE	NULL0 frame auto mode. In this mode, all TXQ2 will be enabled after NULL0 frame transmitted. 0: disable 1: enable	0
14	R/W	NULL1_MODE	NULL1 frame auto mode. In this mode, all TXQ (0/1/2) will be disabled after NULL1 frame transmitted. 0: disable 1: enable	0
13	R/W	RX_DROP_MODE	Rx drop mode. When set, PBF will drop Rx packet before into DMA. 0: normal mode 1: drop mode	0
12	R/W	TX0Q_MODE	Tx0Q operation mode. 0: auto mode 1: manual mode	0
11	R/W	TX1Q_MODE	Tx1Q operation mode. 0: auto mode 1: manual mode	0
10	R/W	TX2Q_MODE	Tx2Q operation mode. 0: auto mode 1: manual mode	0
9	R/W	RX0Q_MODE	Rx0Q operation mode. 0: auto mode 1: manual mode	0
8	R/W	HCCA_MODE	HCCA auto mode. In this mode, TXQ1 will be enabled when is CF-POLL arriving. 0: disable 1: enable	0
7:5			Reserved	
4	R/W	TX0Q_EN	Tx0Q enable 0: disable 1: enable	1
3	R/W	TX1Q_EN	Tx1Q enable 0: disable 1: enable	0
2	R/W	TX2Q_EN	Tx2Q enable 0: disable 1: enable	1
1	R/W	RX0Q_EN	Rx0Q enable 0: disable 1: enable	1
0			Reserved	



MAX\_PCNT (offset: 0x040C, default :0x1F3F9F9F)

Bits	Type	Name	Description	Init Value
31:24	R/W	MAX_TX0Q_PCNT	Maximum buffer page count of Tx0Q.	8'h1f
23:16	R/W	MAX_TX1Q_PCNT	Maximum buffer page count of Tx1Q.	8'h3f
15:8	R/W	MAX_TX2Q_PCNT	Maximum buffer page count of Tx2Q.	8'h9f
7:0	R/W	MAX_RX0Q_PCNT	Maximum buffer page count of Rx0Q.	8'h9f

BUF\_CTRL (offset:0x0410,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:12			Reserved	
11	W1C	WRITE_TX0Q	Manual write Tx0Q.	0
10	W1C	WRITE_TX1Q	Manual write Tx1Q.	0
9	W1C	WRITE_TX2Q	Manual write Tx2Q.	0
8	W1C	WRITE_RX0Q	Manual write Rx0Q.	0
7	W1C	NULL0_KICK	Start to send the NULL0 frame. This bit will be cleared after the NULL0 frame is transmitted.	0
6	W1C	NULL1_KICK	Start to send the NULL1 frame. This bit will be cleared after the NULL1 frame is transmitted.	0
5	W1C	BUF_RESET	Buffer reset.	0
4	W1C	NULL2_KICK	Start to send NULL2 frame. This bit will be cleared after NULL1 frame is transmitted.	0
3	W1C	READ_TX0Q	Manual read Tx0Q.	0
2	W1C	READ_TX1Q	Manual read Tx1Q.	0
1	W1C	READ_TX2Q	Manual read Tx2Q.	0
0	W1C	READ_RX0Q	Manual read Rx0Q.	0

MCU\_INT\_STA (offset:0x0414,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:28			Reserved	
27	R/W	MAC_INT_11	MAC interrupt 11: Reserved	0
26	R/W	MAC_INT_10	MAC interrupt 10: Reserved	0
25	R/W	MAC_INT_9	MAC interrupt 9: Reserved	0
24	R/W	MAC_INT_8	MAC interrupt 8: RX QoS CF-Poll interrupt	0
23	R/W	MAC_INT_7	MAC interrupt 7: TXOP early termination interrupt	0
22	R/W	MAC_INT_6	MAC interrupt 6: TXOP early timeout interrupt	0
21	R/W	MAC_INT_5	MAC interrupt 5: Reserved	0
20	R/W	MAC_INT_4	MAC interrupt 4: GP timer interrupt	0
19	R/W	MAC_INT_3	MAC interrupt 3: Auto wakeup interrupt	0
18	R/W	MAC_INT_2	MAC interrupt 2: TX status interrupt	0
17	R/W	MAC_INT_1	MAC interrupt 1: Pre-TBTT interrupt	0
16	R/W	MAC_INT_0	MAC interrupt 0: TBTT interrupt	0
15:13			Reserved	
12	R/W	N2TX_INT	NULL2 frame Tx complete interrupt.	0
11	R/W	DTX0_INT	DMA to TX0Q frame transfer complete interrupt.	0
10	R/W	DTX1_INT	DMA to TX1Q frame transfer complete interrupt.	0
9	R/W	DTX2_INT	DMA to TX2Q frame transfer complete interrupt.	0
8	R/W	DRX0_INT	RX0Q to DMA frame transfer complete interrupt.	0
7	R/W	HCMD_INT	Host command interrupt.	0
6	R/W	NOTX_INT	NULL0 frame Tx complete interrupt.	0
5	R/W	N1TX_INT	NULL1 frame Tx complete interrupt.	0

4	R/W	BCNTX_INT	Beacon frame Tx complete interrupt.	0
3	R/W	MTX0_INT	TX0Q to MAC frame transfer complete interrupt.	0
2	R/W	MTX1_INT	TX1Q to MAC frame transfer complete interrupt.	0
1	R/W	MTX2_INT	TX2Q to MAC frame transfer complete interrupt.	0
0	R/W	MRX0_INT	MAC to RX0Q frame transfer complete interrupt.	0

**\*This register is only for 8051**

MCU\_INT\_ENA (offset:0x0418,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:28			Reserved	
27	R/W	MAC_INT11_EN	MAC interrupt 11 enable	0
26	R/W	MAC_INT10_EN	MAC interrupt 10 enable	0
25	R/W	MAC_INT9_EN	MAC interrupt 9 enable	0
24	R/W	MAC_INT8_EN	MAC interrupt 8 enable	0
23	R/W	MAC_INT7_EN	MAC interrupt 7 enable	0
22	R/W	MAC_INT6_EN	MAC interrupt 6 enable	0
21	R/W	MAC_INT5_EN	MAC interrupt 5 enable	0
20	R/W	MAC_INT4_EN	MAC interrupt 4 enable	0
19	R/W	MAC_INT3_EN	MAC interrupt 3 enable	0
18	R/W	MAC_INT2_EN	MAC interrupt 2 enable	0
17	R/W	MAC_INT1_EN	MAC interrupt 1 enable	0
16	R/W	MAC_INT0_EN	MAC interrupt 0 enable	0
15:13			Reserved	
12	R/W	N2TX_INT_EN	NULL2 frame Tx complete interrupt enabled.	0
11	R/W	DTX0_INT_EN	DMA to TX0Q frame transfer complete interrupt enable.	0
10	R/W	DTX1_INT_EN	DMA to TX1Q frame transfer complete interrupt enable.	0
9	R/W	DTX2_INT_EN	DMA to TX2Q frame transfer complete interrupt enable.	0
8	R/W	DRX0_INT_EN	RX0Q to DMA frame transfer complete interrupt enable.	0
7	R/W	HCMD_INT_EN	Host command interrupt enable.	0
6	R/W	N0TX_INT_EN	NULL0 frame Tx complete interrupt enable.	0
5	R/W	N1TX_INT_EN	NULL1 frame Tx complete interrupt enable.	0
4	R/W	BCNTX_INT_EN	Beacon frame Tx complete interrupt enable.	0
3	R/W	MTX0_INT_EN	TX0Q to MAC frame transfer complete interrupt enable.	0
2	R/W	MTX1_INT_EN	TX1Q to MAC frame transfer complete interrupt enable.	0
1	R/W	MTX2_INT_EN	TX2Q to MAC frame transfer complete interrupt enable.	0
0	R/W	MRX0_INT_EN	MAC to RX0Q frame transfer complete interrupt enable.	0

**\*This register is only for 8051**

TX0Q\_IO (offset: 0x041C,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:0	R/W	TX0Q_IO	TX0Q IO port. This register is used in manual mode.	0

TX1Q\_IO (offset: 0x0420,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:0	R/W	TX1Q_IO	TX1Q IO port. This register is used in manual mode.	0

TX2Q\_IO (offset: 0x0424,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:0	R/W	TX2Q_IO	TX2Q IO port. This register is used in manual mode.	0

RXOQ\_IO (offset: 0x0428,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:0	R/W	RXOQ_IO	RXOQ IO port. This register is used in manual mode.	0

BCN\_OFFSET0 (offset: 0x042C,default :0xECE8E4E0)

Bits	Type	Name	Description	Init Value
31:24	R/W	BCN3_OFFSET	Beacon #3 address offset in shared memory. Unit is 64 byte.	8'hec
23:16	R/W	BCN2_OFFSET	Beacon #2 address offset in shared memory. Unit is 64 byte.	8'he8
15:8	R/W	BCN1_OFFSET	Beacon #1 address offset in shared memory. Unit is 64 byte.	8'he4
7:0	R/W	BCN0_OFFSET	Beacon #0 address offset in shared memory. Unit is 64 byte.	8'he0

BCN\_OFFSET1 (offset: 0x0430,default :0xFCF8F4F0)

Bits	Type	Name	Description	Init Value
31:24	R/W	BCN7_OFFSET	Beacon #7 address offset in shared memory. Unit is 64 byte.	8'hfc
23:16	R/W	BCN6_OFFSET	Beacon #6 address offset in shared memory. Unit is 64 byte.	8'hf8
15:8	R/W	BCN5_OFFSET	Beacon #5 address offset in shared memory. Unit is 64 byte.	8'hf4
7:0	R/W	BCN4_OFFSET	Beacon #4 address offset in shared memory. Unit is 64 byte.	8'hf0

TXRXQ\_STA (offset: 0x0434,default :0x22020202)

Bits	Type	Name	Description	Init Value
31:24	RO	RXOQ_STA	RxQ status	8'h22
23:16	RO	TX2Q_STA	Tx2Q status	8'h02
15:8	RO	TX1Q_STA	Tx1Q status	8'h02
7:0	RO	TXOQ_STA	TxOQ status	8'h02

TXRXQ\_PCNT (offset: 0x0438,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:24	RO	RXOQ_PCNT	Page count in RxQ	8'h00
23:16	RO	TX2Q_PCNT	Page count in Tx2Q	8'h00
15:8	RO	TX1Q_PCNT	Page count in Tx1Q	8'h00
7:0	RO	TXOQ_PCNT	Page count in TxOQ	8'h00

PBF\_DBG (offset: 0x043C,default :0x00000FE)

Bits	Type	Name	Description	Init Value
31:8			Reserved	
7:0	RO	FREE_PCNT	Free page count	8'hFE

CAP\_CTRL (offset: 0x0440,default :0x01400000)

Bits	Type	Name	Description	Init Value
31	R/W	CAP_ADC_FEQ	Data source. 0: data from the ADC output 1: Data from the FEQ output	0
30	WC	CAP_START	Data capture start 0: No action 1: Start data capture (cleared automatically after capture finished)	0
29	W1C	MAN_TRIG	Manual capture trigger	0
28:16	R/W	TRIG_OFFSET	Starting address offset before trigger point.	13'h140
15:13			Reserved	
12:0	RO	START_ADDR	Starting address of captured data.	13'h000

**(The remainder of this page is intentionally left blank)**

### 4.3. TEST registers

RF\_CSR\_CFG (offset: 0x0500, default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:18	R		Reserved	0
17	R/W1	RF_CSR_KICK	Write – kick RF register read/write 0: do nothing 1: kick read/write process Read – Polling RF register read/write 0: idle 1: busy	0
16	R/W	RF_CSR_WR	0: read 1: write	0
15:13	R		Reserved	0
12:8	R/W	TESTCSR_RFACC_REGNUM	RF register ID 0 for R0, 1 for R1 and so on.	0
7:0	R/W	RF_CSR_DATA	Write – DATA written to RF Read – DATA read from RF	0

RF\_SETTING (offset: 0x0504, default: 0x0000\_0005)

Bits	Type	Name	Description	Init Value
31:13	R		Reserved	0
12:8	R	TESTCSR_RF_VGA	RF_VGA value in test mode	0
7	R		Reserved	0
6	R	TESTCSR_RF_DC_CAL_EN	RF_DC_CAL_EN value in test mode	0
5	R	TESTCSR_RF_PA_PE_GO	RF_PA_PE_GO value in test mode	0
4:3	R	TESTCSR_RF_LNA	RF_LNA value in test mode	0
2	R	TESTCSR_RF_LDO123_PE	LDO123_PE value in test mode	1
1	R	TESTCSR_RF_TR	RF_TR value in test mode	0
0	R	TESTCSR_RF_PE	RF_PE value in test mode	1

Bits	Type	Name	Description	Init Value
31:13	W		Reserved	0
12	W	TESTCSR_RF_PE	RF_PE value in test mode	1
11	W	TESTCSR_RF_TR	RF_TR value in test mode	0
10	W	TESTCSR_RF_LDO123_PE	LDO123_PE value in test mode	1
9	W	TESTCSR_RF_PA_PE_GO	RF_PA_PE_GO value in test mode	0
8	W	TESTCSR_RF_DC_CAL_EN	RF_DC_CAL_EN value in test mode	0
7	W		Reserved	0
6:5	W	TESTCSR_RF_LNA	RF_LNA value in test mode	0
4:0	W	TESTCSR_RF_VGA	RF_VGA value in test mode	0

\* Because read data and write data are not mapped to the same bit location, we describe the CSR with read side and write side.

RF\_TEST\_CONTROL (offset: 0x0508, default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:1	R		Reserved	0
0	R/W	BYPASS_RF	When set, RF control signals come from RF_SETTING instead of MAC/BBP in normal operation mode	0

EFUSE\_CTRL (offset: 0x0580, default: 0000\_8800)

Bits	Type	Name	Description	Init Value
31	R	SEL_EFUSE	Currently used NVM(Non-Volatile Memory) 0: external EEPROM 1: internal effuse PROM	0
30	R/W1	EFSROM_KICK	Write it – Start efuse read/write. 0: idle 1: start read/write Read it – busy bit to efuse read/write 0: read/write done 1: busy	0
29:26	R		Reserved	0
25:16	R/W	EFSROM_AIN	Address to be read from/written to efuse PROM. The address must be 16-byte alignment. (This is to say, the last 4 bits must be 0)	0
15:14	R/W	EFSROM_LDO_ON_TIME	LDO read time (in 128μs)	0x2
13:8	R/W	EFSROM_LDO_OFF_TIME	LDO discharge time (in 128μs)	0x8
7:6	R/W	EFSROM_MODE	e-fuse PROM access mode: 11: Write in physical view 10: reserved 01: Read in physical view 00: Read in logical view	0
5:0	R	EFSROM_AOUT	Write it – Start efuse read/write. 0: idle 1: start read/write Read it – busy bit to efuse read/write 0: read/write done 1: busy	0

RFUSE\_DATA3 (offset: 0x0590, default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:0	R/W	EFSROM_DATA3	For write: data to be written to efuse PROM For read: data read back from efuse PROM	0

RFUSE\_DATA2 (offset: 0x0594, default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:0	R/W	EFSROM_DATA2	For write: data to be written to efuse PROM For read: data read back from efuse PROM	0

RFUSE\_DATA1 (offset: 0x0598, default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:0	R/W	EFSROM_DATA1	For write: data to be written to efuse PROM For read: data read back from efuse PROM	0

RFUSE\_DATA0 (offset: 0x059c, default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:0	R/W	EFSROM_DATA0	For write: data to be written to efuse PROM For read: data read back from efuse PROM	0

BIST\_0 (offset: 0x05C0, default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31	W1	BBP_BIST_START	1: to start BBP BIST 0: do nothing	0
30	W1	MAC_BIST_START	1: to start MAC BIST 0: do nothing	0
29	W	USBPHY_BIST_START	1: to start USB PHY BIST	0

			0: do nothing	
28	W	USB_BIST_SPEED_W	USB BIST select full speed mode 1: full speed 0: high speed	0
27:24	R		Reserved	0
23	R	BIST_FAIL_ROM	8051 ROM bist fail	0
22:16	R	BIST_EFSROM_FAIL	Efuse ROM bist fail	0
15	R	BIST_PBF_FAIL	PBF buffer bist fail	0
14	R	BIST_SMEM_FAIL	PBF shared memory bist fail	0
13:12	R	BIST_SEC_FAIL	SEC bist fail	0
11:8	R	NMAC_BIST_FAIL	NMAC bist fail	0
7	R	BIST_FAIL_DM	8051 DM bist fail	0
6	R	BIST_FAIL_M0	USB M0 bist fail	0
5	R	BIST_FAIL_M1	USB M1 bist fail	0
4	R	BIST_FAIL_PM	8051 program memory bist fail	0
3	R	BIST_RX_FAIL	Asynchronous interface RX bist fail	0
2	R	BIST_TX_FAIL	Asynchronous interface TX bist fail	0
1	R	ANY_OTHER_FAIL	ANY bist fail	0
0	R	BIST_DONE	Whole bist finish	0

BIST\_1 (offset: 0x05C4 default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:18	R		Reserved	0
18	R	USB_BIST_SPEED_R	Reserved	0
17	R	BIST_USB_PHY_FINISH	USB BIST select full speed mode 1: full speed 0: high speed	0
16	R	BIST_USB_PHY_FAIL	USB PHY bist finish	0
15:8	R	BB_PMDO1	USB_PHY bist fails	0
7:0	R	BB_PMDO	BBP PMDO1	0

INTERNAL\_1 (offset: 0x05C8 default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:0	R/W	INTERNAL_1	Reserved for future usage	0

INTERNAL\_2 (offset: 0x05CC default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:0	R/W	INTERNAL_2	Reserved for future usage	0

BBP\_CFG (offset: 0x05D0 default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:21	R		Reserved	0
20	R/W	BBP_PLL_PD	PLL_PD value in test mode	0
19	R/W	BBP_IDDQ_PD	IDDQ_PD value in test mode	0
18	R/W	BBP_TEST_ADCDAC	TEST_ADCDAC value in test mode	0
17	R/W	BBP_ADC5_ON	ADC5_ON value in test mode	0
16	R/W	BBP_PLLBYPASS	PLLBYPASS value in test mode	0
15:10	R		Reserved	0
9:0	R/W	BBP_PMDI	BBP_PMDI value in test mode	0

LDO\_CFG0 (offset: 0x05D4 default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31	R/W	LDO25_LARGE	LDO25_LARGE value in test mode	0
30:29	R/W	LDO25_LEVEL	LDO25_LEVEL value in test mode	0
28:26	R/W	LDO_CORE_VLEVEL	LDO_CORE_VLEVEL value in test mode	0
25:24	R/W	BGSEL	BGSEL value in test mode	1
23:16	R/W	DELAY1	Latency from usb suspend to pll_pd=1 (in 0.4μs)	4
15:8	R/W	DELAY2	Latency from usb suspend to ldo_pd=0 (in 0.4μs)	15
7:0	R/W	DELAY3	Latency from usb suspend to ldo_core_pd=1 (in 0.4μs)	20

LDO\_CFG1 (offset: 0x05D8 default: 0x0000\_0000)

Bits	Type	Name	Description	Init Value
31:28	R		RESERVED	0
27:16	R/W	DELAY4	Latency from usb resume to ldo_pd=1 (in 0.4us)	50
15:12	R		RESERVED	0
11:0	R/W	DELAY5	Latency from usb resume to pll_pd=0 (in 0.4us)	55

**(The remainder of this page is intentionally left blank)**

RALINK CONFIDENTIAL



#### 4.4. MAC registers

##### 4.4.1. MAC System configuration registers (offset:0x1000)

ASIC\_VER\_ID (offset:0x1000, default :0x3070\_0200)

Bits	Type	Name	Description	Initial value
31:16	R	VER_ID	ASIC version ID	16'h3070
15:0	R	REV_ID	ASIC reversion ID	16'h0200

13.1

MAC\_SYS\_CTRL (offset:0x1004, default :0x0000\_0003)

Bits	Type	Name	Description	Initial value
31:8	R		Reserved	0
7	R/W	RX_TS_EN	Write 32-bit hardware RX timestamp instead of (RXWI->RSSI), and write (RXWI->RSSI) instead of (RXWI->SNR). Note: For QA RX sniffer mode only. 1: enable 0: disable	0
6	R/W	WLAN_HALT_EN	Enable external WLAN halt control signal 1: enable 0: disable	0
5	R/W	PBF_LOOP_EN	Packet buffer loop back enable (TX->RX) 1: enable 0: disable	0
4	R/W	CONT_TX_TEST	Continuous TX production test; override MAC_RX_EN, MAC_TX_EN 1: enable 0: disable	0
3	R/W	MAC_RX_EN	MAC RX enable 1: enable 0: disable	0
2	R/W	MAC_TX_EN	MAC TX enable 1: enable 0: disable	0
1	R/W	BBP_HRST	BBP hard-reset 1: BBP in reset state 0: BBP in normal state Note: Whole BBP including BBP registers will be reset.	1
0	R/W	MAC_SRST	MAC soft-reset 1: MAC in reset state 0: MAC in normal state Note: MAC registers and tables will NOT be reset.	1

**Note:** MAC hard-reset is outside the scope of MAC registers.

MAC\_ADDR\_DW0 (offset:0x1008, default :0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:24	R/W	MAC_ADDR_3	MAC address byte3	0
23:16	R/W	MAC_ADDR_2	MAC address byte2	0
15:8	R/W	MAC_ADDR_1	MAC address byte1	0
7:0	R/W	MAC_ADDR_0	MAC address byte0	0



MAC\_ADDR\_DW1 (offset:0x100C, default :0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	MAC_ADDR_5	MAC address byte5	0
7:0	R/W	MAC_ADDR_4	MAC address byte4	0

**Note:** Byte0 is the first byte on network. Its LSB bit is the first bit on network. For a MAC address captured on the network with order 00:01:02:03:04:05, byte0=00, byte1=01 etc.

MAC\_BSSID\_DW0 (offset:0x1010, default :0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:24	R/W	BSSID_3	BSSID byte3	0
23:16	R/W	BSSID_2	BSSID byte2	0
15:8	R/W	BSSID_1	BSSID byte1	0
7:0	R/W	BSSID_0	BSSID byte0	0

MAC\_BSSID\_DW1 (offset: 0x1014, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:21	R		Reserved	0
20:18	R/W	MULTI_BCEN_NUM	Multiple BSSID Beacon number 0: one back-off beacon 1-7: SIFS-burst beacon count	0
17:16	R/W	MULTI_BSSID_MODE	Multiple BSSID mode In multiple-BSSID AP mode, BSSID shall be the same as MAC_ADDR, that is, this device owns multiple MAC_ADDR in this mode. The multiple MAC_ADDR/BSSID are distinguished by [bit2: bit0] of byte5. 0: 1-BSSID mode (BSS index = 0) 1: 2-BSSID mode (byte5.bit0 as BSS index) 2: 4-BSSID mode (byte5.bit1:0 as BSS index) 3: 8-BSSID mode (byte5.bit2:0 as BSS index)	0
15:8	R/W	BSSID_5	BSSID byte5	0
7:0	R/W	BSSID_4	BSSID byte4	0

MAX\_LEN\_CFG (offset: 0x1018, default: 0x000A\_OFFF)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	MIN_MPDU_LEN	Minimum MPDU length (unit: bytes) MAC will drop the MPDU if the length is less than this limitation. Applied only to MAC RX.	10
15:14	R		Reserved	0
13:12	R/W	MAX_PSDU_LEN	Maximum PSDU length (power factor) 0: 2 <sup>13</sup> = 8K bytes 1: 2 <sup>14</sup> = 16K bytes 2: 2 <sup>15</sup> = 32K bytes 3: 2 <sup>16</sup> = 64K bytes MAC will NOT generate A-MPDU with length greater than this limitation. Applied only in MAC TX.	0
11:0	R/W	MAX_MPDU_LEN	Maximum MPDU length (unit: bytes) MAC will drop the MPDU if the length is greater than this limitation. Applied only in MAC RX.	4095

BBP\_CSR\_CFG (offset: 0x101C, default: 0x0008\_0000)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19	R/W	BBP_RW_MODE	BBP Register R/W mode 1: parallel mode 0: serial mode	1
18	R/W	BBP_PAR_DUR	BBP Register parallel R/W pulse width 0: pulse width = 62.5ns 1: pulse width = 112.5ns Note: Please set BBP_PAR_DUR=1 in 802.11J mode	0
17	R/W	BBP_CSR_KICK	Write - kick BBP register read/write 0: do nothing 1: kick read/write process Read - Polling BBP register read/write progress 0: idle 1: busy	0
16	R/W	BBP_CSR_RW	0: Write 1: Read	0
15:8	R/W	BBP_ADDR	BBP register ID 0 for R0, 1 for R1, and so on.	0
7:0	R/W	BBP_DATA	Write - Data written to BBP Read - Data read from BBP	0

RF\_CSR\_CFG0 (offset: 0x1020, default: 0x1600\_0000)

Bits	Type	Name	Description	Initial value
31	R/W	RF_REG_CTRL	Write: 1 - RF_REG0/1/2 to RF chip Read: 0 - idle, 1 - busy	0
30	R/W	RF_LE_SEL	RF_LE selection 0: RF_LE0 activate 1: RF_LE1 activate	0
29	R/W	RF_LE_STBY	RF_LE standby mode 0: RF_LE is high when standby 1: RF_LE is low when standby	0
28:24	R/W	RF_REG_WIDTH	RF register bit width Default: 22	22
23:0	R/W	RF_REG_0	RF register0 ID and content	0

RF\_CSR\_CFG1 (offset: 0x1024, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:25	R		Reserved	0
24	R/W	RF_DUR	Gap between BB_CONTROL_RF and RF_LE 0: 3 system clock cycle (37.5μsec) 1: 5 system clock cycle (62.5μsec)	0
23:0	R/W	RF_REG_1	RF register1 ID and content	0

RF\_CSR\_CFG2 (offset: 0x1028, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:24	R		Reserved	0
23:0	R/W	RF_REG_2	RF register2 ID and content	0

**Note:** Software should make sure the first bit (MSB in the specified bit number) written to RF is 0 for RF chip mode selection.

LED\_CFG (offset: 0x102C, default: 0x0903\_461E)

Bits	Type	Name	Description	Initial value
31	R		Reserved	0
30	R/W	LED_POL	LED polarity 0: active low 1: active high	0
29:28	R/W	Y_LED_MODE	Yellow LED mode 0: off 1: blinking upon TX 2: periodic slow blinking 3: always on	0
27:26	R		Reserved	0
25:24	R/W	R_LED_MODE	Red LED mode 0: off 1: blinking upon TX 2: periodic slow blinking 3: always on	1
23:22	R		Reserved	0
21:16	R/W	SLOW_BLK_TIME	Slow blinking period (unit: 1sec)	3
15:8	R/W	LED_OFF_TIME	TX blinking off period (unit: 1ms)	30
7:0	R/W	LED_ON_TIME	TX blinking on period (unit: 1ms)	70

AMPDU\_MAX\_LEN\_20M1S (offset: 0x1030, default: 0x7777\_7777)

Bits	Type	Name	Description	Initial value
31:28	R/W	AMPDU_MAX_BW20_MCS7	Maximum AMPDU for BW20 MCS7*	7
27:24	R/W	AMPDU_MAX_BW20_MCS6	Maximum AMPDU for BW20 MCS6*	7
23:20	R/W	AMPDU_MAX_BW20_MCS5	Maximum AMPDU for BW20 MCS5*	7
19:16	R/W	AMPDU_MAX_BW20_MCS4	Maximum AMPDU for BW20 MCS4*	7
15:12	R/W	AMPDU_MAX_BW20_MCS3	Maximum AMPDU for BW20 MCS3*	7
11:08	R/W	AMPDU_MAX_BW20_MCS2	Maximum AMPDU for BW20 MCS2*	7
07:04	R/W	AMPDU_MAX_BW20_MCS1	Maximum AMPDU for BW20 MCS1*	7
03:00	R/W	AMPDU_MAX_BW20_MCS0	Maximum AMPDU for BW20 MCS0*	7

**Note1\***: 0-2: 2K bytes, 3: 4K bytes, 4: 8K, 5: 16K, 6: 32K, 7: 64K

**Note2**: The value is applied together with 0x1018 MAX\_PSDU\_LEN.

AMPDU\_MAX\_LEN\_20M2S (offset: 0x1034, default: 0x7777\_7777)

Bits	Type	Name	Description	Initial value
31:28	R/W	AMPDU_MAX_BW20_MCS15	Maximum AMPDU for BW20 MCS15*	7
27:24	R/W	AMPDU_MAX_BW20_MCS14	Maximum AMPDU for BW20 MCS14*	7
23:20	R/W	AMPDU_MAX_BW20_MCS13	Maximum AMPDU for BW20 MCS13*	7
19:16	R/W	AMPDU_MAX_BW20_MCS12	Maximum AMPDU for BW20 MCS12*	7
15:12	R/W	AMPDU_MAX_BW20_MCS11	Maximum AMPDU for BW20 MCS11*	7
11:08	R/W	AMPDU_MAX_BW20_MCS10	Maximum AMPDU for BW20 MCS10*	7
07:04	R/W	AMPDU_MAX_BW20_MCS9	Maximum AMPDU for BW20 MCS9*	7
03:00	R/W	AMPDU_MAX_BW20_MCS8	Maximum AMPDU for BW20 MCS8*	7

**Note1\***: 0-2: 2K bytes, 3: 4K bytes, 4: 8K, 5: 16K, 6: 32K, 7: 64K

**Note2**: The value is applied together with 0x1018 MAX\_PSDU\_LEN.

AMPDU\_MAX\_LEN\_40M1S (offset: 0x1038, default: 0x7777\_7777)

Bits	Type	Name	Description	Initial value
31:28	R/W	AMPDU_MAX_BW40_MCS7	Maximum AMPDU for BW40 MCS7*	7

27:24	R/W	AMPDU_MAX_BW40_MCS6	Maximum AMPDU for BW40 MCS6*	7
23:20	R/W	AMPDU_MAX_BW40_MCS5	Maximum AMPDU for BW40 MCS5*	7
19:16	R/W	AMPDU_MAX_BW40_MCS4	Maximum AMPDU for BW40 MCS4*	7
15:12	R/W	AMPDU_MAX_BW40_MCS3	Maximum AMPDU for BW40 MCS3*	7
11:08	R/W	AMPDU_MAX_BW40_MCS2	Maximum AMPDU for BW40 MCS2*	7
07:04	R/W	AMPDU_MAX_BW40_MCS1	Maximum AMPDU for BW40 MCS1*	7
03:00	R/W	AMPDU_MAX_BW40_MCS0	Maximum AMPDU for BW40 MCS0*	7

**Note1\*:** 0-2: 2K bytes, 3: 4K bytes, 4: 8K, 5: 16K, 6: 32K, 7: 64K

**Note2:** The value is applied together with 0x1018 MAX\_PSDU\_LEN.

AMPDU\_MAX\_LEN\_40M2S (offset: 0x103C, default: 0x7777\_7777)

Bits	Type	Name	Description	Initial value
31:28	R/W	AMPDU_MAX_BW40_MCS15	Maximum AMPDU for BW40 MCS15*	7
27:24	R/W	AMPDU_MAX_BW40_MCS14	Maximum AMPDU for BW40 MCS14*	7
23:20	R/W	AMPDU_MAX_BW40_MCS13	Maximum AMPDU for BW40 MCS13*	7
19:16	R/W	AMPDU_MAX_BW40_MCS12	Maximum AMPDU for BW40 MCS12*	7
15:12	R/W	AMPDU_MAX_BW40_MCS11	Maximum AMPDU for BW40 MCS11*	7
11:08	R/W	AMPDU_MAX_BW40_MCS10	Maximum AMPDU for BW40 MCS10*	7
07:04	R/W	AMPDU_MAX_BW40_MCS9	Maximum AMPDU for BW40 MCS9*	7
03:00	R/W	AMPDU_MAX_BW40_MCS8	Maximum AMPDU for BW40 MCS8*	7

**Note1\*:** 0-2: 2K bytes, 3: 4K bytes, 4: 8K, 5: 16K, 6: 32K, 7: 64K

**Note2:** The value is applied together with 0x1018 MAX\_PSDU\_LEN.

AMPDU\_MAX\_LEN\_40M2S (offset: 0x1040, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:07	R		Reserved	0
06	R/W	FORCE_BA_WINSIZE_EN	Enable forced BA window size over BA window size value in TXWI 0: disable, 1: enable	0
05:00	R/W	FORCE_BA_WINSIZE	Forced BA window size	0

#### 4.4.2. MAC Timing Control Registers (offset:0x1100)

XIFS\_TIME\_CFG (offset:0x1100, default :0x33A4\_100A)

Bits	Type	Name	Description	Initial value
31:30	R		Reserved	
29	R/W	BB_RXEND_EN	BB_RX_END signal enable Refer BB_RX_END signal from BBP RX logic to start SIFS defer. 0: disable 1: enable	1
28:20	R/W	EIFS_TIME	EIFS time (unit: 1μs) EIFS is the defer time after reception of a CRC error packet. After deferring EIFS, the normal back-off process may proceed.	314
19:16	R/W	OFDM_XIFS_TIME	Delayed OFDM SIFS time compensator (unit: 1μs) When BB_RX_END from BBP is a delayed version the SIFS deferred will be (OFDM_SIFS_TIME - OFDM_XIFS_TIME)	4
15:8	R/W	OFDM_SIFS_TIME	OFDM SIFS time (unit: 1μs) Applied after OFDM TX/RX.	16

7:0	R/W	CCK_SIFS_TIME	CCK SIFS time (unit: 1 $\mu$ s) Applied after CCK TX/RX.	10
-----	-----	---------------	---	----

**Note1:** EIFS = SIFS + ACK @ 1Mbps + DIFS = 10us (SIFS) + 192us (long preamble) + 14\*8us (ACK) + 50us (DIFS) = 364.

However, MAC should start back-off procedure after (EIFS-DIFS).

**Note2:** EIFS is not applied if MAC is a TXOP initiator that owns the channel.

**Note3:** EIFS is not started if AMPDU is only partial corrupted.

**Caution:** It is recommended that both (CCK\_SIFS\_TIME) and (OFDM\_SIFS\_TIME) are no less than TX/RX transition time. If the SIFS value is not long enough, a SIFS burst transmission may be replaced with a PIFS burst one.

BKOFF\_SLOT\_CFG (offset:0x1104, default :0x0000\_0014)

Bits	Type	Name	Description	Initial value
31:12	R/W		Reserved	
11:8	R/W	CC_DELAY_TIME	Channel clear delay (unit: 1-us) This value specifies TX guard time after channel is clear.	2
7:0	R/W	SLOT_TIME	Slot time (unit:1 $\mu$ s) This value specifies the slot boundary after deferring SIFS time.  Note: Default 20 $\mu$ s is for 11b/g. 11a and 11g-short-slot-mode is 9 $\mu$ s.	20

NAV\_TIME\_CFG (offset:0x1108, default :0x0000\_8000)

Bits	Type	Name	Description	Initial value
31	WC	NAV_UPD	NAV timer manual update command 0: Do nothing 1: Update NAV timer with NAV_UPD_VAL	0
30:16	R/W	NAV_UPD_VAL	NAV timer manual update value (unit: 1 $\mu$ s)	0
15	R/W	NAV_CLR_EN	NAV timer auto-clear enable When enabled, MAC will auto clear NAV timer after the reception of CF-End frame from previous NAV holder STA. 0: disable 1: enable	1
14:0	R	NAV_TIMER	NAV timer (unit: 1 $\mu$ s) The timer is set by other STA and will auto countdown to zero. The STA who set the NAV timer is called the NAV holder. When NAV timer is nonzero, MAC will not send any packet.	0

CH\_TIME\_CFG (offset:0x110C, default: 0x0000\_001E)

Bits	Type	Name	Description	Initial value
31:5	R		Reserved	0
4	R/W	EIFS_AS_CH_BUSY	Count EIFS as channel busy 0: disable 1: enable	1
3	R/W	NAV_AS_CH_BUSY	Count NAV as channel busy 0: disable 1: enable	1
2	R/W	RX_AS_CH_BUSY	Count RX busy as channel busy 0: disable 1: enable	1



7:0	R/W	TBTT_ADJUST	beacon arrived within the window. IBSS mode TBTT phase adaptive adjustment step (unit: 1μs), default value is 16μs. In IBSS mode (Ad hoc), if consecutive TX beacon failures (or consecutive success) happened, TBTT timer will adjust its phase to meet the external Ad hoc TBTT time.	16
-----	-----	-------------	---	----

TSF\_TIMER\_DW0 (offset:0x111C, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:0	R	TSF_TIMER_DW0	Local TSF timer LSB 32 bits (unit: 1us)	0

TSF\_TIMER\_DW1 (offset:0x1120, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:0	R	TSF_TIMER_DW1	Local TSF timer MSB 32 bits (unit: 1us)	0

TBTT\_TIMER (offset:0x1124, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:17	R		Reserved	0
16:0	R	TBTT_TIMER	TBTT Timer (unit: 32μs) The time remains till next TBTT. When TBTT_TIMER_EN is enabled, the timer will down count from BCN_INTVAL to zero. When TBTT_TIMER_EN is disabled, the timer will stay in zero.	0

INT\_TIMER\_CFG (offset:0x1128, default: 0x0000\_0320)

Bits	Type	Name	Description	Initial value
31:16	R/W	GP_TIMER	Period of general purpose interrupt timer (Unit: 64μs)	0
15:0	R/W	PRE_TBTT_TIMER	Pre-TBTT interrupt time (unit: 64μs) The value specified the interrupt timing before TBTT interrupt.	0

INT\_TIMER\_EN (offset:0x112C, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:2	R		Reserved	0
1	R/W	GP_TIMER_EN	Periodic general purpose interrupt timer enable 0: disable 1: enable	0
0	R/W	PRE_TBTT_INT_EN	Pre-TBTT interrupt enable 0: disable 1: enable	0

CH\_IDLE\_STA (offset:0x1130, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:0	RC	CH_IDLE_TIME	Channel idle time (unit: 1μs)	0

In application, the channel busy time can be derived by the equation:

$$CH\_BUSY\_TIME = \text{host polling period} - CH\_IDLE\_TIME$$

CH\_BUSY\_STA (offset:0x1134, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:0	RC	CH_BUSY_TIME	Channel busy time (unit: 1μs)	0



EXT\_CH\_BUSY\_STA (offset:0x1138, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:0	RC	EXT_CH_BUSY_TIME	Extension Channel busy time (unit: 1μs)	0

#### 4.4.3. MAC Power save configuration registers (offset:0x1200)

MAC\_STATUS\_REG (offset:0x1200, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:2	R		Reserved	0
1	R	RX_STATUS	RX status 0: Idle 1: Busy	0
0	R	TX_STATUS	TX status 0: Idle 1: Busy	0

PWR\_PIN\_CFG (offset:0x1204, default: 0x0000\_000A)

Bits	Type	Name	Description	Initial value
31:4	R		Reserved	0
3	R/W	IO_ADDA_PD	AD/DA power down	1
2	R/W	IO_PLL_PD	PLL power down	0
1	R/W	IO_RA_PE	RA_PE	1
0	R/W	IO_RF_PE	RF_PE	0

AUTO\_WAKEUP\_CFG (offset:0x1208, default: 0x0000\_0014)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15	R/W	AUTO_WAKEUP_EN	Auto wakeup interrupt enable Auto wakeup interrupt will be issued after #(SLEEP_TBTT_NUM) TBTTs' at WAKEUP_LEAD_TIME before the target wakeup TBTT. 0: disable 1: enable Note: Please make sure TBTT_TIMER_EN is enabled.	0
14:8	R/W	SLEEP_TBTT_NUM	Number of sleeping TBTT	0
7:0	R/W	WAKEUP_LEAD_TIME	Auto wakeup lead time (unit: 1TU=1024μs)	20

#### 4.4.4. MAC TX configuration registers (offset: 0x1300)

EDCA\_AC0\_CFG (BE) (offset: 0x1300, default: 0x0007\_3200)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	AC0_CWMAX	AC0 CWMAX (unit: power of 2)	7
15:12	R/W	AC0_CWMIN	AC0 CWMIN (unit: power of 2)	3
11:8	R/W	AC0_AIFSN	AC0 AIFSN (unit: # of slot time)	2
7:0	R/W	AC0_TXOP	AC0 TXOP limit (unit: 32us)	0

EDCA\_AC1\_CFG (BK) (offset: 0x1304, default: 0x0007\_3200)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	AC1_CWMAX	AC1 CWMAX (unit: power of 2)	7
15:12	R/W	AC1_CWMIN	AC1 CWMIN (unit: power of 2)	3
11:8	R/W	AC1_AIFSN	AC1 AIFSN (unit: # of slot time)	2



7:0	R/W	AC1_TXOP	AC1 TXOP limit (unit: 32us)	0
-----	-----	----------	-----------------------------	---

EDCA\_AC2\_CFG (VI) (offset: 0x1308, default: 0x0007\_3200)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	AC2_CWMAX	AC2 CWMAX (unit: power of 2)	7
15:12	R/W	AC2_CWMIN	AC2 CWMIN (unit: power of 2)	3
11:8	R/W	AC2_AIFSN	AC2 AIFSN (unit: # of slot time)	2
7:0	R/W	AC2_TXOP	AC2 TXOP limit (unit: 32us)	0

EDCA\_AC3\_CFG (VO) (offset: 0x130C, default: 0x0007\_3200)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	AC3_CWMAX	AC3 CWMAX (unit: power of 2)	7
15:12	R/W	AC3_CWMIN	AC3 CWMIN (unit: power of 2)	3
11:8	R/W	AC3_AIFSN	AC3 AIFSN (unit: # of slot time)	2
7:0	R/W	AC3_TXOP	AC1 TXOP limit (unit: 32μs)	0

EDCA\_TID\_AC\_MAP (offset: 0x1310, default: 0000\_FA14)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:14	R/W	TID7_AC_MAP	AC value as TID=7	3
13:12	R/W	TID6_AC_MAP	AC value as TID=6	3
11:10	R/W	TID5_AC_MAP	AC value as TID=5	2
9:8	R/W	TID4_AC_MAP	AC value as TID=4	2
7:6	R/W	TID3_AC_MAP	AC value as TID=3	0
5:4	R/W	TID2_AC_MAP	AC value as TID=2	1
3:2	R/W	TID1_AC_MAP	AC value as TID=1	1
1:0	R/W	TID0_AC_MAP	AC value as TID=0	0

**Note:** default according 802.11e Table 20.23—User priority to Access Category mappings

TX\_PWR\_CFG\_0 (offset: 0x1314, default: 0x6666\_6666)

Bits	Type	Name	Description	Initial value
31:24	R/W	TX_PWR_OFDM_12	TX power for OFDM 12M/18M	0x66
23:16	R/W	TX_PWR_OFDM_6	TX power for OFDM 6M/9M	0x66
15:8	R/W	TX_PWR_CCK_5	TX power for CCK5.5M/11M	0x66
7:0	R/W	TX_PWR_CCK_1	TX power for CCK1M/2M	0x66

TX\_PWR\_CFG\_1 (offset: 0x1318, default: 0x6666\_6666)

Bits	Type	Name	Description	Initial value
31:24	R/W	TX_PWR_MCS_2	TX power for HT MCS=2,3	0x66
23:16	R/W	TX_PWR_MCS_0	TX power for HT MCS=0,1	0x66
15:8	R/W	TX_PWR_OFDM_48	TX power for OFDM 48M/54M	0x66
7:0	R/W	TX_PWR_OFDM_24	TX power for OFDM 24M/36M	0x66

TX\_PWR\_CFG\_2 (offset: 0x131C, default: 0x6666\_6666)

Bits	Type	Name	Description	Initial value
31:24	R/W	TX_PWR_MCS_10	TX power for HT MCS=10,11	0x66
23:16	R/W	TX_PWR_MCS_8	TX power for HT MCS=8,9	0x66
15:8	R/W	TX_PWR_MCS_6	TX power for HT MCS=6,7	0x66
7:0	R/W	TX_PWR_MCS_4	TX power for HT MCS=4,5	0x66

TX\_PWR\_CFG\_3 (offset: 0x1320, default: 0x6666\_6666)

Bits	Type	Name	Description	Initial value
31:16	R/W	Reserved		0x6666
15:8	R/W	TX_PWR_MCS_14	TX power for HT MCS=14,15	0x66
7:0	R/W	TX_PWR_MCS_12	TX power for HT MCS=12,13	0x66

TX\_PWR\_CFG\_4 (offset: 0x1324, default: 0x0000\_6666)

Bits	Type	Name	Description	Initial value
31:16	R	Reserved		0
15:0	R/W	Reserved		0x6666

TX\_PIN\_CFG (offset: 0x1328, default: 0x0005\_0F0F)

Bits	Type	Name	Description	Initial value
31:20	R	Reserved		0
19	R/W	TRSW_POL	TRSW_EN polarity	0
18	R/W	TRSW_EN	TRSW_EN enable	1
17	R/W	RFTR_POL	RF_TR polarity	0
16	R/W	RFTR_EN	RF_TR enable	1
15	R/W	LNA_PE_G1_POL	LNA_PE_G1 polarity	0
14	R/W	LNA_PE_A1_POL	LNA_PE_A1 polarity	0
13	R/W	LNA_PE_G0_POL	LNA_PE_G0 polarity	0
12	R/W	LNA_PE_A0_POL	LNA_PE_A0 polarity	0
11	R/W	LNA_PE_G1_EN	LNA_PE_G1 enable	1
10	R/W	LNA_PE_A1_EN	LNA_PE_A1 enable	1
9	R/W	LNA_PE_G0_EN	LNA_PE_G0 enable	1
8	R/W	LNA_PE_A0_EN	LNA_PE_A0 enable	1
7	R/W	PA_PE_G1_POL	PA_PE_G1 polarity	0
6	R/W	PA_PE_A1_POL	PA_PE_A1 polarity	0
5	R/W	PA_PE_G0_POL	PA_PE_G0 polarity	0
4	R/W	PA_PE_A0_POL	PA_PE_A0 polarity	0
3	R/W	PA_PE_G1_EN	PA_PE_G1 enable	1
2	R/W	PA_PE_A1_EN	PA_PE_A1 enable	1
1	R/W	PA_PE_G0_EN	PA_PE_G0 enable	1
0	R/W	PA_PE_A0_EN	PA_PE_A0 enable	1

TX\_BAND\_CFG (offset: 0x132C, default: 0x0000\_0004)

Bits	Type	Name	Description	Initial value
31:3	R	Reserved		0
2	R/W	5G_BAND_SEL_N	5G band selection PIN (complement of 5G_BAND_SEL_P)	1
1	R/W	5G_BAND_SEL_P	5G band selection PIN	0
0	R/W	TX_BAND_SEL	0: use lower 40Mhz band in 20Mhz TX 1: use upper 40Mhz band in 20Mhz TX	0

**Note1:** TX\_BAND\_SEL is only effective when TX/RX bandwidth control register R4 of BBP is set to 40 Mhz.

TX\_SW\_CFG0 (offset: 0x1330, default: 0x0004\_080C)

Bits	Type	Name	Description	Initial value
31:24	R/W	DLY_RFTR_EN	Delay of RF_TR assertion	0x0
23:16	R/W	DLY_TRSW_EN	Delay of TR_SW assertion	0x4
15:8	R/W	DLY_PAPE_EN	Delay of PA_PE assertion	0x8
7:0	R/W	DLY_TXPE_EN	Delay of TX_PE assertion	0xC

**Note1:** The timing unit is 0.25us.

**Note2:** SIFS\_TIME should compensate with DLY\_TXPE\_EN.

TX\_SW\_CFG1 (offset: 0x1334, default: 0x000C\_0808)

Bits	Type	Name	Description	Initial value
31:24	R		Reserved	0
23:16	R/W	DLY_RFTR_DIS	Delay of RF_TR de-assertion	0xC
15:8	R/W	DLY_TRSW_DIS	Delay of TR_SW de-assertion	0x8
7:0	R/W	DLY_PAPE_DIS	Delay of PA_PE de-assertion	0x8

**Note1:** The timing unit is 0.25us.

**Note2:** The delay is started from TX\_END event of BBP.

**Note3:** TX\_PE is de-asserted automatically as last data byte passed to BBP.

TX\_SW\_CFG2 (offset: 0x1338, default: 0x000C\_0408)

Bits	Type	Name	Description	Initial value
31:24	R/W	DLY_LNA_EN	Delay of LNA* assertion	0x0
23:16	R/W	DLY_LNA_DIS	Delay of LNA* de-assertion	0xC
15:8	R/W	DLY_DAC_EN	Delay of DAC_PE assertion	0x4
7:0	R/W	DLY_DAC_DIS	Delay of DAC_PE de-assertion	0x8

**Note1:** The timing unit is 0.25us.

**Note 2:** LNA\* includes LNA\_A0, LNA\_A1, LNA\_G0, LNA\_G1.

TXOP\_THRES\_CFG (offset: 0x133C, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:24	R/W	TXOP_REM_THRES	Remaining TXOP threshold, unit: 32μs As the remaining TXOP is less than the threshold, the TXOP is passed silently.	0
23:16	R/W	CF_END_THRES	CF-END threshold, unit: 32μs As the remaining TXOP is greater than the threshold, the CF-END will be sent to release the remaining TXOP reserved by long NAV. Set 0xFF to disable CF_END transmission.	0
15:8	R/W	RDG_IN_THRES	RX RDG threshold, unit: 32μs As the remaining TXOP (specified in the duration field of the RX frame with RDG=1) is greater than or equal to the threshold, the granted reverse direction TXOP may be used.	0
7:0	R/W	RDG_OUT_THRES	TX RDG threshold, unit: 32μs As the remaining TXOP is greater than or equal to the threshold, RDG in the TX frame may be set to one.	0

TXOP\_CTRL\_CFG (offset: 0x1340, default: 0x0000\_243F)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	EXT_CW_MIN	Cwmin for extension channel backoff When EXT_CCA_EN is enabled, 40Mhz transmission will be suppressed to 20Mhz if the extension CCA is busy or extension channel backoff is not finished. Default: Cwmin=0, disable.	0
15:8	R/W	EXT_CCA_DLY	Extension CCA signal delay time (unit: μsec) Create delayed version of extension CCA signal reference time for extension channel IFS. Default: (ofdm SIFS) + (long slot time) = 16 + 20 = 36 (μsec)	36

7	R/W	EXT_CCA_EN	Extension CCA reference enable When transmit in 40Mhz mode, defer until extension CCA is also clear. 0: disable 1: enable	0
6	R/W	LSIG_TXOP_EN	L-SIG TXOP protection enable Extension of mix mode L-SIG protection range to following ACK/CTS.	0
5:0	R/W	TXOP_TRUN_EN	TXOP truncation enable Bit5: reserved Bit4: truncation for MIMO power save RTS/CTS Bit3: truncation for user TXOP mode Bit2: truncation for TX rate group change Bit1: truncation for AC change Bit0: TXOP timeout truncation 0: disable 1: enable	0x3F

TX\_RTS\_CFG (offset: 0x1344, default: 0x00FF\_FF07)

Bits	Type	Name	Description	Initial value
31:24	R		Reserved	0
24	R/W	RTS_FBK_EN	RTS rate fallback enable	0
23:8	R/W	RTS_THRES	RTS threshold (unit: byte) MPDU or AMPDU with length greater than RTS threshold will be protected with RTS/CTS exchange at the beginning of the TXOP.	65535
7:0	R/W	RTS_RTY_LIMIT	Auto RTS retry limit	7

TX\_TIMEOUT\_CFG (offset: 0x1348, default: 0x0000\_1290)

Bits	Type	Name	Description	Initial value
31:24	R		Reserved	0
23:16	R/W	TXOP_TIMEOUT	TXOP timeout value for TXOP truncation Unit: 1μsec Note: It is recommended that (SLOT_TIME) > (TXOP_TIMEOUT) > (RX_ACK_TIMEOUT) Default: For 20μs long slot time.	15
15:8	R/W	RX_ACK_TIMEOUT	RX ACK/CTS timeout value for TX procedure Unit: 1μsec Note: It is recommended that (SLOT_TIME) > (TXOP_TIMEOUT) > (RX_ACK_TIMEOUT) Default: For 20μs long slot time.	10
7:4	R/W	MPDU_LIFE_TIME	TX MPDU expiration time Expiration time = 2^(9+MPDU_LIFE_TIME) μs Default value is 2^(9+9) ≈ 256ms	9
3:0	R/W		Reserved	0

TX\_RTY\_CFG (offset: 0x134C, default: 0x2BB8\_0407)

Bits	Type	Name	Description	Initial value
31	R		Reserved	0
30	R/W	TX_AUTOFB_EN	TX retry PHY rate auto fallback enable 0: disable 1: enable	0

29	R/W	AGG_RTY_MODE	Aggregate MPDU retry mode 0: expired by retry limit 1: expired by MPDU life timer	1
28	R/W	NAG_RTY_MODE	Non-aggregate MPDU retry mode 0: expired by retry limit 1: expired by MPDU life timer	0
27:16	R/W	LONG_RTY_THRES	Long retry threshold MPDU with length over this threshold is applied with long retry limit.	3000
15:8	R/W	LONG_RTY_LIMIT	Long retry limit	4
7:0	R/W	SHORT_RTY_LIMIT	Short retry limit	7

TX\_LINK\_CFG (offset: 0x1350, default: 0x007f\_0020)

Bits	Type	Name	Description	Initial value
31:24	R	REMOTE_MFS	Remote MCS feedback sequence number	*
23:16	R	REMOTE_MFB	Remote MCS feedback	0x7F
15:13	R		Reserved	0
12	R/W	TX_CFACK_EN	Piggyback CF-ACK enable 0: disable 1: enable	0
11	R/W	TX_RDG_EN	RDG TX enable 0: disable 1: enable	0
10	R/W	TX_MRQ_EN	MCS request TX enable 0: disable 1: enable	0
9	R/W	REMOTE_UMFS_EN	Remote un-solicit MFB enable 0: do not apply remote un-solicit MFB (MFS=7) 1: apply un-solicit MFB	0
8	R/W	TX_MFB_EN	TX apply remote MFB 0: disable 1: enable	0
7:0	R/W	REMOTE_MFB_LITETIME	Remote MFB life time Unit: 32μs	32

HT\_FBK\_CFG0 (offset: 0x1354, default: 0x6543\_2100)

Bits	Type	Name	Description	Initial value
31:28	R/W	HT_MCS7_FBK	Auto fall back MCS as HT MCS =7	6
27:24	R/W	HT_MCS6_FBK	Auto fall back MCS as HT MCS =6	5
23:20	R/W	HT_MCS5_FBK	Auto fall back MCS as HT MCS =5	4
19:16	R/W	HT_MCS4_FBK	Auto fall back MCS as HT MCS =4	3
15:12	R/W	HT_MCS3_FBK	Auto fall back MCS as HT MCS =3	2
11:8	R/W	HT_MCS2_FBK	Auto fall back MCS as HT MCS =2	1
7:4	R/W	HT_MCS1_FBK	Auto fall back MCS as HT MCS =1	0
3:0	R/W	HT_MCS0_FBK	Auto fall back MCS as HT MCS =0	0

HT\_FBK\_CFG1 (offset: 0x1358, default: 0xEDCB\_A988)

Bits	Type	Name	Description	Initial value
31:28	R/W	HT_MCS15_FBK	Auto fall back MCS as HT MCS =15	14
27:24	R/W	HT_MCS14_FBK	Auto fall back MCS as HT MCS =14	13
23:20	R/W	HT_MCS13_FBK	Auto fall back MCS as HT MCS =13	12

19:16	R/W	HT_MCS12_FBK	Auto fall back MCS as HT MCS =12	11
15:12	R/W	HT_MCS11_FBK	Auto fall back MCS as HT MCS =11	10
11:8	R/W	HT_MCS10_FBK	Auto fall back MCS as HT MCS =10	9
7:4	R/W	HT_MCS9_FBK	Auto fall back MCS as HT MCS =9	8
3:0	R/W	HT_MCS8_FBK	Auto fall back MCS as HT MCS =8	8

**Note1.** The MCS is a fallback stopping state, as the fallback MCS is the same as current MCS.

**Note2.** HT TX PHY rates will not fallback to legacy PHY rates.

LG\_FBK\_CFG0 (offset: 0x135C, default: 0xEDCB\_A988)

Bits	Type	Name	Description	Initial value
31:28	R/W	OFDM7_FBK	Auto fall back MCS as previous TX rate is OFDM 54Mbps.	14
27:24	R/W	OFDM6_FBK	Auto fall back MCS as previous TX rate is OFDM 48Mbps.	13
23:20	R/W	OFDM5_FBK	Auto fall back MCS as previous TX rate is OFDM 36Mbps.	12
19:16	R/W	OFDM4_FBK	Auto fall back MCS as previous TX rate is OFDM 24Mbps.	11
15:12	R/W	OFDM3_FBK	Auto fall back MCS as previous TX rate is OFDM 18Mbps.	10
11:8	R/W	OFDM2_FBK	Auto fall back MCS as previous TX rate is OFDM 12Mbps.	9
7:4	R/W	OFDM1_FBK	Auto fall back MCS as previous TX rate is OFDM 9Mbps.	8
3:0	R/W	OFDM0_FBK	Auto fall back MCS as previous TX rate is OFDM 6Mbps.	8

LG\_FBK\_CFG1 (offset: 0x1360, default: 0x0000\_2100)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:12	R/W	CCK3_FBK	Auto fall back MCS as previous TX rate is CCK 11Mbps.	2
11:8	R/W	CCK2_FBK	Auto fall back MCS as previous TX rate is CCK 5.5Mbps.	1
7:4	R/W	CCK1_FBK	Auto fall back MCS as previous TX rate is CCK 2Mbps.	0
3:0	R/W	CCK0_FBK	Auto fall back MCS as previous TX rate is CCK 1Mbps.	0

Note1. Bit3 of each legacy fallback rate is selection of OFDM/CCK. 0=CCK, 1=OFDM.

CCK\_PROT\_CFG (offset: 0x1364, default: 0x0010\_0003)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	CCK_RTSTH_EN	RTS threshold enable on CCK TX 0: disable 1: enable	0
25:20	R/W	CCK_TXOP_ALLOW	CCK TXOP allowance (0: disallow, 1: allow) Bit25: allow GF-40 TX Bit24: allow GF-20 TX Bit23: allow MM-40 TX Bit22: allow MM-20 TX Bit21: allow OFDM TX Bit20: allow CCK TX	1
19:18	R/W	CCK_PROT_NAV	TXOP protection type for CCK TX 0: None 1: Short NAV protection 2: Long NAV protection 3: Reserved (None)	0
17:16	R/W	CCK_PROT_CTRL	Protection control frame type for CCK TX 0: None 1: RTS/CTS 2: CTS-to-self	0

			3: Reserved (None)	
15:0	R/W	CCK_PROT_RATE	Protection control frame rate for CCK TX (Including RTS/CTS-to-self/CF-END) Default: CCK 11M	0x0003

OFDM\_PROT\_CFG (offset: 0x1368, default: 0x0020\_0003)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	OFDM_RTSTH_EN	RTS threshold enable on OFDM TX 0: disable 1: enable	0
25:20	R/W	OFDM_PROT_TXOP	OFDM TXOP allowance (0: disallow, 1: allow) Bit25: allow GF-40 TX Bit24: allow GF-20 TX Bit23: allow MM-40 TX Bit22: allow MM-20 TX Bit21: allow OFDM TX Bit20: allow CCK TX	2
19:18	R/W	OFDM_PROT_NAV	TXOP protection type for OFDM TX 0: None 1: Short NAV protection 2: Long NAV protection 3: Reserved (None)	0
17:16	R/W	OFDM_PROT_CTRL	Protection control frame type for OFDM TX 0: None 1: RTS/CTS 2: CTS-to-self 3: Reserved (None)	0
15:0	R/W	OFDM_PROT_RATE	Protection control frame rate for OFDM TX (Including RTS/CTS-to-self/CF-END) Default: CCK 11M	0x0003

MM20\_PROT\_CFG (offset: 0x136C, default: 0x0040\_4004)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	MM20_RTSTH_EN	RTS threshold enable on MM20 TX 0: disable 1: enable	0
25:20	R/W	MM20_PROT_TXOP	MM20 TXOP allowance (0: disallow, 1: allow) Bit25: allow GF-40 TX Bit24: allow GF-20 TX Bit23: allow MM-40 TX Bit22: allow MM-20 TX Bit21: allow OFDM TX Bit20: allow CCK TX	4
19:18	R/W	MM20_PROT_NAV	TXOP protection type for MM20 TX 0: None 1: Short NAV protection 2: Long NAV protection	0



			3: Reserved (None)	
17:16	R/W	MM20_PROT_CTRL	Protection control frame type for MM20 TX 0: None 1: RTS/CTS 2: CTS-to-self 3: Reserved (None)	0
15:0	R/W	MM20_PROT_RATE	Protection control frame rate for MM20 TX (Including RTS/CTS-to-self/CF-END) Default: OFDM 24M	0x4004

MM40\_PROT\_CFG (offset: 0x1370, default: 0x0080\_4084)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	MM40_RTSTH_EN	RTS threshold enable on MM40 TX 0: disable 1: enable	0
25:20	R/W	MM40_PROT_TXOP	MM40 TXOP allowance (0: disallow, 1: allow) Bit25: allow GF-40 TX Bit24: allow GF-20 TX Bit23: allow MM-40 TX Bit22: allow MM-20 TX Bit21: allow OFDM TX Bit20: allow CCK TX	8
19:18	R/W	MM40_PROT_NAV	TXOP protection type for MM40 TX 0: None 1: Short NAV protection 2: Long NAV protection 3: Reserved (None)	0
17:16	R/W	MM40_PROT_CTRL	Protection control frame type for MM40 TX 0: None 1: RTS/CTS 2: CTS-to-self 3: Reserved (None)	0
15:0	R/W	MM40_PROT_RATE	Protection control frame rate for MM40 TX (Including RTS/CTS-to-self/CF-END) Default: duplicate OFDM 24M	0x4084

GF20\_PROT\_CFG (offset: 0x1374, default: 0x0100\_4004)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	GF20_RTSTH_EN	RTS threshold enable on GF20 TX 0: disable 1: enable	0
25:20	R/W	GF20_PROT_TXOP	GF20 TXOP allowance (0: disallow, 1: allow) Bit25: allow GF-40 TX Bit24: allow GF-20 TX Bit23: allow MM-40 TX Bit22: allow MM-20 TX Bit21: allow OFDM TX Bit20: allow CCK TX	16



19:18	R/W	GF20_PROT_NAV	TXOP protection type for GF20 TX 0: None 1: Short NAV protection 2: Long NAV protection 3: Reserved (None)	0
17:16	R/W	GF20_PROT_CTRL	Protection control frame type for GF20 TX 0: None 1: RTS/CTS 2: CTS-to-self 3: Reserved (None)	0
15:0	R/W	GF20_PROT_RATE	Protection control frame rate for GF20 TX (Including RTS/CTS-to-self/CF-END) Default: OFDM 24M	0x4004

GF40\_PROT\_CFG (offset: 0x1378, default: 0x0200\_4084)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	GF40_RTSTH_EN	RTS threshold enable on GF40 TX 0: disable 1: enable	0
25:20	R/W	GF40_PROT_TXOP	GF40 TXOP allowance (0: disallow, 1: allow) Bit25: allow GF-40 TX Bit24: allow GF-20 TX Bit23: allow MM-40 TX Bit22: allow MM-20 TX Bit21: allow OFDM TX Bit20: allow CCK TX	16
19:18	R/W	GF40_PROT_NAV	TXOP protection type for GF40 TX 0: None 1: Short NAV protection 2: Long NAV protection 3: Reserved (None)	0
17:16	R/W	GF40_PROT_CTRL	Protection control frame type for GF40 TX 0: None 1: RTS/CTS 2: CTS-to-self 3: Reserved (None)	0
15:0	R/W	GF40_PROT_RATE	Protection control frame rate for GF40 TX (Including RTS/CTS-to-self/CF-END) Default: duplicate OFDM 24M	0x4084

EXP\_CTS\_TIME (offset: 0x137C, default: 0x0038\_013A)

Bits	Type	Name	Description	Initial value
31	R		Reserved	0
30:16	R/W	EXP_OFDM_CTS_TIME	Expected time for OFDM CTS response (unit: 1 $\mu$ s) Used for outgoing NAV setting. Default: SIFS + 6Mbps CTS	56
15	R		Reserved	0
14:0	R/W	EXP_CCK_CTS_TIME	Expected time for CCK CTS response (unit: 1 $\mu$ s) Used for outgoing NAV setting. Default: SIFS + 1Mbps CTS	314

EXP\_ACK\_TIME (offset: 0x1380, default: 0x0024\_00CA)

Bits	Type	Name	Description	Initial value
31	R		Reserved	0
30:16	R/W	EXP_OFDM_ACK_TIME	Expected time for OFDM ACK response (unit: 1μs) Used for outgoing NAV setting. Default: SIFS + 6Mbps ACK preamble	36
15	R		Reserved	0
14:0	R/W	EXP_CCK_ACK_TIME	Expected time for OFDM ACK response (unit: 1μs) Used for outgoing NAV setting. Default: SIFS + 1Mbps ACK preamble	202

#### 4.4.5. MAC RX configuration registers (offset: 0x1400)

RX\_FILTR\_CFG (offset: 0x1400, default: 0x0001\_5F9F)

Bits	Type	Name	Description	Initial value
31:17	R		Reserved	0
16	R/W	DROP_CTRL_RSV	Drop reserve control subtype	1
15	R/W	DROP_BAR	Drop BAR	0
14	R/W	DROP_BA	Drop BA	1
13	R/W	DROP_PSPOLL	Drop PS-Poll	0
12	R/W	DROP_RTS	Drop RTS	1
11	R/W	DROP_CTS	Drop CTS	1
10	R/W	DROP_ACK	Drop ACK	1
9	R/W	DROP_CFEND	Drop CF-END	1
8	R/W	DROP_CFACK	Drop CF-END + CF-ACK	1
7	R/W	DROP_DUPL	Drop duplicated frame	1
6	R/W	DROP_BC	Drop broadcast frame	0
5	R/W	DROP_MC	Drop multicast frame	0
4	R/W	DROP_VER_ERR	Drop 802.11 version error frame	1
3	R/W	DROP_NOT_MYBSS	Drop frame that is not my BSSID	1
2	R/W	DROP_UC_NOME	Drop not to me unicast frame	1
1	R/W	DROP_PHY_ERR	Drop physical error frame	1
0	R/W	DROP_CRC_ERR	Drop CRC error frame	1

**Note:** 1: enable,  
0: disable.

AUTO\_RSP\_CFG (offset: 0x1404, default: 0x0000\_0003)

Bits	Type	Name	Description	Initial value
31:8	R		Reserved	0
7	R/W	CTRL_PWR_BIT	Power bit value in control frame	0
6	R/W	BAC_ACK_POLICY	BA frame -> BAC -> Ack policy bit value	0
5	R/W	CTRL_WRAP_EN	ACK/CTS Control Wrapper frame auto-responding enable 0: disable 1: enable	0
4	R/W	CCK_SHORT_EN	CCK short preamble auto response enable 0: disable 1: enable	0
3	R/W	CTS_40M_REF	In duplicate legacy CTS response mode, refer to extension CCA to decide duplicate or not. 0: disable 1: enable	0

2	R/W	CTS_40M_MODE	Duplicate legacy CTS response mode 0: disable 1: enable	0
1	R/W	BAC_ACKPOLICY_EN	BAC ACK policy bit enable 0: disable; don't care this bit 1: enable; no BA auto responding upon reception of BAR with no ACK policy	1
0	R/W	AUTO_RSP_EN	Auto responder enable	1

LEGACY\_BASIC\_RATE (offset: 0x1408, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31: 12	R/W		Reserved	0
11: 0	R/W	LEGACY_BASIC_RATE	Legacy basic rate bit mask Bit0: 1 Mbps is basic rate Bit1: 2 Mbps is basic rate Bit2: 5.5 Mbps is basic rate Bit3: 11 Mbps is basic rate Bit4: 6 Mbps is basic rate Bit5: 9 Mbps is basic rate Bit6: 12 Mbps is basic rate Bit7: 18 Mbps is basic rate Bit8: 24 Mbps is basic rate Bit9: 36 Mbps is basic rate Bit10: 48 Mbps is basic rate Bit11: 54 Mbps is basic rate 0: disable 1: enable	0

HT\_BASIC\_RATE (offset: 0x140C, default: 0x8200\_8000)

Bits	Type	Name	Description	Initial value
31: 0	R/W	Reserved		0

HT\_CTRL\_CFG (offset: 0x1410, default: 0x0000\_0100)

Bits	Type	Name	Description	Initial value
31: 9	R		Reserved	0
8: 0	R/W	HT_CTRL_THRES	Remaining TXOP threshold for HT control frame auto responding (unit:μs)	256

SIFS\_COST\_CFG (offset: 0x1414, default: 0x0000\_100A)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	
15:8	R/W	OFDM_SIFS_COST	OFDM SIFS time (unit: 1μs) Applied after OFDM TX/RX.	16
7:0	R/W	CCK_SIFS_COST	CCK SIFS time (unit: 1μs) Applied after CCK TX/RX.	10

**Note:** The OFDM\_SIFS\_COST and CCK\_SIFS\_COST are used only for duration field calculation. It will not affect the responding timing.

RX\_PARSER\_CFG (offset: 0x1418, default: 0x0FFF\_0000)

Bits	Type	Name	Description	Initial value
31:28	R		Reserved	
27:16	R/W	LSIG_LEN_THRES	When the length in L-SIG is longer than this threshold,	4095

			the L-SIG TXOP will not be applied as NAV channel reservation.	
15:02	R		Reserved	
1	R/W	RX_LSIG_TXOP_EN	Respect LSIG-TXOP as channel reservation 0: disable 1: enable	0
0	R/W	NAV_ALL_EN	Set NAV for all received frames 0: disable (unicast to me frame will not set the NAV) 1: enable	0

#### 4.4.6. MAC Security Configuration Registers (offset:0x1500)

TX\_SEC\_CNT0 (offset:0x1500, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_SEC_ERR_CNT	TX SEC packet error count	0
15:0	RC	TX_SEC_CPL_CNT	TX SEC packet complete count	0

RX\_SEC\_CNT0 (offset:0x1504, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16			Reserved	0
15:0	RC	RX_SEC_CPL_CNT	RX SEC packet complete count	0

CCMP\_FC\_MUTE (offset:0x1508, default: 0xc78f\_c78f)

Bits	Type	Name	Description	Initial value
31:16	R/W	HT_CCMP_FC_MUTE	HT rate CCMP FC mute	0xc78f
15:0	R/W	LG_CCMP_FC_MUTE	Legacy rate CCMP FC mute	0xc78f

#### 4.4.7. MAC HCCA/PSMP CSR (offset:0x1600)

TXOP\_HLDR\_ADDR0 (offset:0x1600, default :0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:24	R/W	TXOP_HOL_3	TXOP holder MAC address byte3	0
23:16	R/W	TXOP_HOL_2	TXOP holder MAC address byte2	0
15:8	R/W	TXOP_HOL_1	TXOP holder MAC address byte1	0
7:0	R/W	TXOP_HOL_0	TXOP holder MAC address byte0	0

TXOP\_HLDR\_ADDR1 (offset:0x1604, default :0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	TXOP_HOL_5	TXOP holder MAC address byte5	0
7:0	R/W	TXOP_HOL_4	TXOP holder MAC address byte4	0

**Note:** Byte0 is the first byte on network. Its LSB bit is the first bit on network. For a MAC address captured on the network with order 00:01:02:03:04:05, byte0=00, byte1=01 etc.

TXOP\_HLDR\_ET (offset:0x1608, default :0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:25	R		Reserved	0
24	R/W	AMPDU_ACC_EN	Accumulate AMPDU enable 0: disable 1: enable	0
23:19	R/W	TX_DMA_TIMEOUT	When AMPDU_ACC_EN is enabled: Wait at most (TX_DMA_TIMEOUT * 32) usec for the MPDU for aggregation	0
18	R/W	TX_FBK_THRES_EN	Transmission MCS fallback threshold enable	0

			0: disable 1: enable	
17:16	R/W	TX_FBK_THRES	When TX_FBK_THRES_EN is enabled, fallback when 0: less than 25% in AMPDU are success. 1: less than 50% in AMPDU are success. 2: less than 75% in AMPDU are success. 3: less than 100% in AMPDU are success.	0
15:5	R		Reserved	0
4	R/W	PAPE_MAP	When PAPE_MAP1S_EN is enabled: 0: only turn on PAPE0 for 1S transmission 1: only turn on PAPE1 for 1S transmission	0
3	R/W	PAPE_MAP1S_EN	Turn on only on PAPE in 1S transmission 0: disable, 1: enable	0
2	R/W	TX_BCN_HIPRI_DIS	Disable high priority beacon transmission 1: disable 0: enable	0
1	R/W	TX40M_BLK_EN	Block 40Mhz transmission as extension CCA is busy 0: disable 1: enable	0
0	R/W	PER_RX_RST_EN	Baseband RX_PE per RX reset enable 0: disable 1: enable	0

QOS\_CFPOLL\_RA\_DW0 (offset:0x160C, default :0xXXXX\_XXXX)

Bits	Type	Name	Description	Initial value
31:24	R	CFPOLL_A1_BYTE3	Byte3 of A1 of received QoS Data (+) CF-Poll frame	X
23:16	R	CFPOLL_A1_BYTE2	Byte2 of A1 of received QoS Data (+) CF-Poll frame	X
15:8	R	CFPOLL_A1_BYTE1	Byte1 of A1 of received QoS Data (+) CF-Poll frame	X
7:0	R	CFPOLL_A1_BYTE0	Byte0 of A1 of received QoS Data (+) CF-Poll frame	X

QOS\_CFPOLL\_A1\_DW1 (offset:0x1610, default :0x0000\_XXXX)

Bits	Type	Name	Description	Initial value
31:24	R		Reserved	0
16	R	CFPOLL_A1_TOME	1: QoS CF-Poll to me 0: Qos CF-Poll not to me	X
15:8	R	CFPOLL_A1_BYTE5	Byte5 of A1 of received QoS Data (+) CF-Poll frame	X
7:0	R	CFPOLL_A1_BYTE4	Byte4 of A1 of received QoS Data (+) CF-Poll frame	X

QOS\_CFPOLL\_QC (offset:0x1614, default :0x0000\_XXXX)

Bits	Type	Name	Description	Initial value
31:24	R		Reserved	0
15:8	R	CFPOLL_QC_BYTE1	Byte1 of QC of received QoS Data (+) CF-Poll frame	X
7:0	R	CFPOLL_QC_BYTE0	Byte0 of QC of received QoS Data (+) CF-Poll frame	X

**Note:** CFPOLL\_RA\_DW0, CFPOLL\_RA\_DW1, and CFPOLL\_QC are updated after the reception of QoS Data (+) CF-Poll frame and RX QoS CF-Poll interrupt (RX\_QOS\_CFPOLL\_INT) is launched then.

#### 4.4.8. MAC Statistic Counters (offset:0x1700)

RX\_STA\_CNT0 (offset:0x1700, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	PHY_ERRCNT	RX PHY error frame count	0
15:0	RC	CRC_ERRCNT	RX CRC error frame count	0

**Note1:** RX PHY error means PSDU length is shorter than indicated by PLCP.

**Note2:** RX PHY error is also treated as CRC error.

RX\_STA\_CNT1 (offset:0x1704, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	PLPC_ERRCNT	RX PLCP error count	0
15:0	RC	CCA_ERRCNT	CCA false alarm count	0

**Note1:** CCA false alarm means there is no PLCP after CCA indication.

**Note2:** RX PLCP error means there is no PSDU after PLCP indication.

RX\_STA\_CNT2 (offset:0x1708, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	RX_OVFL_CNT	RX FIFO overflow frame count	0
15:0	RC	RX_DUPL_CNT	RX duplicated filtered frame count	0

**Note:** MAC will NOT auto respond ACK/BA to the frame originator when the frame is lost due to RXFIFO overflow.

However, MAC will respond when the duplicated frame is filtered.

TX\_STA\_CNT0 (offset:0x170C, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_BCN_CNT	TX beacon count	0
15:0	RC	TX_FAIL_CNT	Failed TX count	0

TX\_STA\_CNT1 (offset:0x1710, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_RTY_CNT	TX retransmission count	0
15:0	RC	TX_SUCC_CNT	Successful TX count	0

TX\_STA\_CNT2 (offset:0x1714, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_UDFL_CNT	TX underflow count	0
15:0	RC	TX_ZERO_CNT	TX zero length frame count	0

TX\_STAT\_FIFO (offset:0x1718, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	R	TXQ_RATE	TX success rate	*
15:8	R	TXQ_WCID	TX WCID	*
7	R	TXQ_ACKREQ	TX acknowledgment required 0: not required 1: required	*
6	R	TXQ_AGG	TX aggregate 0: non-aggregated 1: aggregated	*
5	R	TXQ_OK	TX success 0: failed 1: success	*
4:1	R	TXQ_PID	TX Packet ID (Latched from TXWI)	*
0	RC	TXQ_VLD	TX status queue valid 0: queue empty 1: valid	0

**Note:** TX status FIFO size = 16.

TX\_NAG\_AGG\_CNT (offset:0x171C, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_CNT	Aggregate TX count	0

15:0	RC	TX_NAG_CNT	Non-aggregate TX count	0
------	----	------------	------------------------	---

TX\_AGG\_CNT0 (offset:0x1720, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_2_CNT	Aggregate Size = 2 MPDU count	0
15:0	RC	TX_AGG_1_CNT	Aggregate Size = 1 MPDU count	0

TX\_AGG\_CNT1 (offset:0x1724, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_4_CNT	Aggregate Size = 4 MPDU count	0
15:0	RC	TX_AGG_3_CNT	Aggregate Size = 3 MPDU count	0

TX\_AGG\_CNT2 (offset:0x1728, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_6_CNT	Aggregate Size = 6 MPDU count	0
15:0	RC	TX_AGG_5_CNT	Aggregate Size = 5 MPDU count	0

TX\_AGG\_CNT3 (offset:0x172C, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_8_CNT	Aggregate Size = 8 MPDU count	0
15:0	RC	TX_AGG_7_CNT	Aggregate Size = 7 MPDU count	0

TX\_AGG\_CNT4 (offset:0x1730, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_10_CNT	Aggregate Size = 10 MPDU count	0
15:0	RC	TX_AGG_9_CNT	Aggregate Size = 9 MPDU count	0

TX\_AGG\_CNT5 (offset:0x1734, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_12_CNT	Aggregate Size = 12 MPDU count	0
15:0	RC	TX_AGG_11_CNT	Aggregate Size = 11 MPDU count	0

TX\_AGG\_CNT6 (offset:0x1738, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_14_CNT	Aggregate Size = 14 MPDU count	0
15:0	RC	TX_AGG_13_CNT	Aggregate Size = 13 MPDU count	0

TX\_AGG\_CNT7 (offset:0x173C, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_16_CNT	Aggregate Size > 16 MPDU count	0
15:0	RC	TX_AGG_15_CNT	Aggregate Size = 15 MPDU count	0

MPDU\_DENSITY\_CNT (offset:0x1740, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	RX_ZERO_DEL_CNT	RX zero length delimiter count	0
15:0	RC	TX_ZERO_DEL_CNT	TX zero length delimiter count	0

RTS\_TX\_CNT (offset:0x1744, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	RTS_TX_FAIL_CNT	RTS TX fail count	0
15:0	RC	RTS_TX_OK_CNT	RTS TX OK count	0

CTS\_TX\_CNT (offset:0x1748, default: 0x0000\_0000)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0

15:0	RC	CTSTS_TX_CNT	CTS-to-self TX count	0
------	----	--------------	----------------------	---

#### 4.4.9. MAC search table (offset: 0x1800)

RX WCID search entry format (8 bytes)

Offset	Type	Name	Description	Initial value
0x00	R/W	WC_MAC_ADDR0	Client MAC address byte0	0x00
0x01	R/W	WC_MAC_ADDR1	Client MAC address byte1	0x00
0x02	R/W	WC_MAC_ADDR2	Client MAC address byte2	0x00
0x03	R/W	WC_MAC_ADDR3	Client MAC address byte3	0x00
0x04	R/W	WC_MAC_ADDR4	Client MAC address byte4	0x00
0x05	R/W	WC_MAC_ADDR5	Client MAC address byte5	0x00
0x06	R/W	BA_SESS_MASK0	BA session mask (lower) Bit0 for TID0 Bit7 for TID7	0x00
0x07	R/W	BA_SESS_MASK1	BA session mask (upper) Bit8 for TID8 Bit15 for TID15	0x00

RX WCID search table (offset:0x1800)

Offset	Type	Name	Description	Initial value
0x1800	R/W	WC_ENTRY_0	WC MAC address with WCID=0	0
0x1808	R/W	WC_ENTRY_1	WC MAC address with WCID=1	0
....	R/W	....	WC MAC address with WCID=2~253	0
0x1FF0	R/W	WC_ENTRY_254	WC MAC address with WCID=254	0
0x1FF8	R/W	WC_ENTRY_255	Reserved (shall not be used)	0

**Note1:** WCID=Wireless Client ID



#### 4.5. Security table/CIS/Beacon/NULL frame (offset: 0x4000)

##### 4.5.1 Security Entry format

Security Key Format (8DW)

Offset	Type	Name	Description	Initial value
0x00	R/W	SECKEY_DW0	Security key byte3~0	*
0x04	R/W	SECKEY_DW1	Security key byte7~4	*
0x08	R/W	SECKEY_DW2	Security key byte11~8	*
0x0C	R/W	SECKEY_DW3	Security key byte15~12	*
0x10	R/W	TXMIC_DW0	TX MIC key byte3~0	*
0x14	R/W	TXMIC_DW1	TX MIC key byte7~4	*
0x18	R/W	RXMIC_DW0	RX MIC key byte3~0	*
0x1C	R/W	RXMIC_DW1	RX MIC key byte7~4	*

**Note:**

1. For WEP40, CKIP40, only byte4~0 of security key are valid.
2. For WEP104, CKIP104, only byte12~0 of security key are valid.
3. For TKIP, AES, all the bytes of security key are valid.
4. TX/RX MIC key is used only for TKIP MIC calculation.

IV/EIV format (2 DW)

When TXINFO.WIV=0, hardware will auto lookup IV/EIV from this table and update IV/EIV after encryption is finished.

Offset	Type	Name	Description	Initial value
0x00	R/W	IV_FIELED	IV field	*
0x04	R/W	EIV_FIELED	EIV field	*

**Note1:** The key index and extension IV bit shall be initialized by the software. The MSB octet of IV will not be modified by hardware.

**Note2:** IV/EIV packet number (PN) counter modes:

- a. For WEP40, WEP104, CKIP40, CKIP104, CKIP128 mode, PN=IV[23:0]. EIV[31:0] is not used.
- b. For TKIP mode, PN = {EIV[31:0], IV[7:0], IV[23:16]}, IV[15:8]=(IV[7:0] | 0x20) & 0x7f) is generated by hardware.
- c. For AES-CCMP, PN = {EIV[31:0], IV[15:0]}.
- d. PN = PN + 1 after each encryption.

**Note3:** Software may initialize the PN counter to any value.

WCID attribute entry format (1DW)

Offset	Type	Name	Description	Initial value
31:10	R/W		Reserved	*
9:7	R/W	RXWI_UDF	RXWI user define field This field is tagged in the RXWI.UDF fields for the WCID.	*
6:4	R/W	BSS_IDX	Multiple-BSS index for the WCID	*
3:1	R/W	RX_PKEY_MODE	Pair-wise key security mode 0: No security 1: WEP40 2: WEP104 3: TKIP 4: AES-CCMP 5: CKIP40 6: CKIP104 7: CKIP128	*

0	R/W	RX_PKEY_EN	Key table selection 0: shared key table 1: pair-wise key table	*
---	-----	------------	--	---

**Share key mode entry format (1DW)**

Bits	Type	Name	Description	Initial value
31	R/W		Reserved	*
30:28	R/W	SKEY_MODE_7+	Shared key7+(8x) mode, x=0~3	*
27	R/W		Reserved	*
26:24	R/W	SKEY_MODE_6+	Shared key6+(8x) mode, x=0~3	*
23	R/W		Reserved	*
22:20	R/W	SKEY_MODE_5+	Shared key5+(8x) mode, x=0~3	*
19	R/W		Reserved	*
18:16	R/W	SKEY_MODE_4+	Shared key4+(8x) mode, x=0~3	*
15	R/W		Reserved	*
14:12	R/W	SKEY_MODE_3+	Shared key3+(8x) mode, x=0~3	*
11	R/W		Reserved	*
10:8	R/W	SKEY_MODE_2+	Shared key2+(8x) mode, x=0~3	*
7	R/W		Reserved	*
6:4	R/W	SKEY_MODE_1+	Shared key1+(8x) mode, x=0~3	*
3	R/W		Reserved	*
2:0	R/W	SKEY_MODE_0+	Shared key0+(8x) mode, x=0~3	*

**Key mode definition:**

- 0: No security
- 1: WEP40
- 2: WEP104
- 3: TKIP
- 4: AES-CCMP
- 5: CKIP40
- 6: CKIP104
- 7: CKIP128

**4.5.2 Security Table**
**Pair-wise key table (offset:0x4000)**

Offset	Type	Name	Description	Initial value
0x4000	R/W	PKEY_0	Pair-wise key for WCID0	*
0x4020	R/W	PKEY_1	Pair-wise key for WCID1	*
....	R/W	....	Pair-wise key for WCID2~253	*
0x5FC0	R/W	PKEY_254	Pair-wise key for WCID254	*
0x5FE0	R/W	PKEY_255	Pair-wise key for WCID255 (not used)	*

**IV/EIV table (offset:0x6000)**

Offset	Type	Name	Description	Initial value
0x6000	R/W	IVEIV_0	IV/EIV for WCID0	*
0x6008	R/W	IVEIV_1	IV/EIV for WCID1	*
....	R/W	....	IV/EIV for WCID2~253	*
0x67F0	R/W	IVEIV_254	IV/EIV for WCID254	*
0x67F8	R/W	IVEIV_255	IV/EIV for WCID255 (not used)	*

**WCID attribute table (offset:0x6800)**

Offset	Type	Name	Description	Initial value
0x6800	R/W	WCID_ATTR_0	WCID Attribute for WCID0	*
0x6804	R/W	WCID_ATTR_1	WCID Attribute for WCID1	*
....	R/W	...	WCID Attribute for WCID2~253	*
0x6BF8	R/W	WCID_ATTR_254	WCID Attribute for WCID254	*
0x6BFC	R/W	WCID_ATTR_255	WCID Attribute for WCID255	*

## Shared Key Table (offset:0x6C00)

Offset	Type	Name	Description	Initial value
0x6C00	R/W	SKEY_0	Shared key for BSS_IDX=0, KEY_IDX=0	*
0x6C20	R/W	SKEY_1	Shared key for BSS_IDX=0, KEY_IDX=1	*
0x6C40	R/W	SKEY_2	Shared key for BSS_IDX=0, KEY_IDX=2	*
0x6C60	R/W	SKEY_3	Shared key for BSS_IDX=0, KEY_IDX=3	*
0x6C80	R/W	SKEY_4	Shared key for BSS_IDX=1, KEY_IDX=0	*
0x6CA0	R/W	SKEY_5	Shared key for BSS_IDX=1, KEY_IDX=1	*
0x6CC0	R/W	SKEY_6	Shared key for BSS_IDX=1, KEY_IDX=2	*
0x6CE0	R/W	SKEY_7	Shared key for BSS_IDX=1, KEY_IDX=3	*
0x6D00	R/W	SKEY_8	Shared key for BSS_IDX=2, KEY_IDX=0	*
0x6D20	R/W	SKEY_9	Shared key for BSS_IDX=2, KEY_IDX=1	*
0x6D40	R/W	SKEY_10	Shared key for BSS_IDX=2, KEY_IDX=2	*
0x6D60	R/W	SKEY_11	Shared key for BSS_IDX=2, KEY_IDX=3	*
0x6D80	R/W	SKEY_12	Shared key for BSS_IDX=3, KEY_IDX=0	*
0x6DA0	R/W	SKEY_13	Shared key for BSS_IDX=3, KEY_IDX=1	*
0x6DC0	R/W	SKEY_14	Shared key for BSS_IDX=3, KEY_IDX=2	*
0x6DE0	R/W	SKEY_15	Shared key for BSS_IDX=3, KEY_IDX=3	*
0x6E00	R/W	SKEY_16	Shared key for BSS_IDX=4, KEY_IDX=0	*
0x6E20	R/W	SKEY_17	Shared key for BSS_IDX=4, KEY_IDX=1	*
0x6E40	R/W	SKEY_18	Shared key for BSS_IDX=4, KEY_IDX=2	*
0x6E60	R/W	SKEY_19	Shared key for BSS_IDX=4, KEY_IDX=3	*
0x6E80	R/W	SKEY_20	Shared key for BSS_IDX=5, KEY_IDX=0	*
0x6EA0	R/W	SKEY_21	Shared key for BSS_IDX=5, KEY_IDX=1	*
0x6EC0	R/W	SKEY_22	Shared key for BSS_IDX=5, KEY_IDX=2	*
0x6EE0	R/W	SKEY_23	Shared key for BSS_IDX=5, KEY_IDX=3	*
0x6F00	R/W	SKEY_24	Shared key for BSS_IDX=6, KEY_IDX=0	*
0x6F20	R/W	SKEY_25	Shared key for BSS_IDX=6, KEY_IDX=1	*
0x6F40	R/W	SKEY_26	Shared key for BSS_IDX=6, KEY_IDX=2	*
0x6F60	R/W	SKEY_27	Shared key for BSS_IDX=6, KEY_IDX=3	*
0x6F80	R/W	SKEY_28	Shared key for BSS_IDX=7, KEY_IDX=0	*
0x6FA0	R/W	SKEY_29	Shared key for BSS_IDX=7, KEY_IDX=1	*
0x6FC0	R/W	SKEY_30	Shared key for BSS_IDX=7, KEY_IDX=2	*
0x6FE0	R/W	SKEY_31	Shared key for BSS_IDX=7, KEY_IDX=3	*

## Shared Key Mode (offset:0x7000)

Offset	Type	Name	Description	Initial value
0x7000	R/W	SKEY_MODE_0_7	Shared mode for SKEY0-SKEY7	*
0x7004	R/W	SKEY_MODE_8_15	Shared mode for SKEY8-SKEY15	*
0x7008	R/W	SKEY_MODE_16_23	Shared mode for SKEY16-SKEY23	*
0x700C	R/W	SKEY_MODE_24_31	Shared mode for SKEY24-SKEY31	*

**4.5.3 Shared Memory between MCU and host (offset:0x7010~0x701F)**


This register is used as the mailbox between the MCU and host driver. It's valid for RT2860 and RT2980 only.

**(The remainder of this page is intentionally left blank)**

RALINK CONFIDENTIAL

## 5. Descriptor and Wireless information

### 5.1. TXINF




TXINF is prepared by host driver and used for passing information to USB DMA. Its size is 1 DW and put at the head of each Tx frame. Following is the detail description of each field of TXINF:

- ◆ TxBurst: force USB DMA transmit frame from current selected endpoint.
- ◆ NextVLD: host driver info USB DMA current frame is not he last frame in current Tx queue.
- ◆ QSEL[1:0]: packet buffer Q selection.

QSEL	Dest. In PBF	Function	Tx Priority
2'b00	Tx0Q	Management	Highest
2'b01	Tx1Q	HCCA	Medium
2'b10	Tx2Q	EDCA	Lowest
2'b11	N/A	N/A	N/A

- ◆ WIV: wireless information (WI) valid.
- ◆ TxPacketLength[15:0]: this field specify the frame length in unit of byte. It includes WI, 802.11 header, and payload, but TXINF is not included.

### 5.2. TXWI format



- FRAG: 1: to inform the TKIP engine that this is a fragment, so that the TKIP MIC is appended to the last fragment by the driver; the hardware TKIP engine only needs to insert IV/EIV and ICV.
- MMPS: 1: the remote peer is in dynamic MIMO-PS mode

- CFAck: 1: if an ACK is required by the same peer as this outgoing DATA frame, then the MAC TX will send a single DATA+CFAck frame instead of separate ACK and DATA frames. 0: no piggyback ACK is allowed for the RA of this frame.
- TS: 1: This is a BEACON or ProbeResponse frame and MAC needs to auto insert an 8-byte timestamp after the 802.11 WLAN header.
- AMPDU: This frame is eligible for AMPDU. MAC TX will aggregate subsequent outgoing frames having <same RA, same TID, AMPDU=1> whenever TXOP allows. Even if there's only one DATA frame to be sent, If the AMPDU bit in TXWI is ON, MAC will still package it as AMPDU with implicit BAR. This only adds a 4-byte AMPDU delimiter overhead to the outgoing frame and implies the response frame is a BA instead of ACK. The driver should set AMPDU=1 only after a BA session is successfully negotiated, because Block ACK is the only way to acknowledge in AMPDU case.
- MPDU density: 1/4μsec - 16μsec per-peer parameter used in outgoing A-MPDU. (This field complies with the "minimum MDPU Starting Spacing" of the A-MPDU parameter field of draft 1.08).
  - 000- no restriction
  - 001- 1/4 μsec
  - 010- 1/2 μsec
  - 011- 1 μsec
  - 100- 2 μsec
  - 101- 4 μsec
  - 110- 8 μsec
  - 111- 16 μsec
- TXOP: TX back off mode. 0: HT TXOP rule 1: PIFS TX 2: SIFS (only when previous frame exchange is successful) 3: Back off.
- "MCS/BW/ShortGI/ /OFDM/MIMO": TX data rate & MIMO parameters for this outgoing frame to be filled into BBP
- ACK: this bit informs MAC to wait for ACK or not after transmission of the frame. Even though QOD DATA frame has ACK policy in its QOS CONTROL field, MAC TX solely depends on this ACK bit to decide waiting of ACK or not.
- NSEQ: 1: to use the special h/w SEQ number register in MAC block.
- BA window size: tell MAC the maximum number of to-be-BAed frames allowed by the RA (RA's BA re-ordering buffer size)
- WCID (Wireless Client Index) : lookup result of ADDR1 in the peer table (255=not found). This index is also used to find all the attributes of the wireless peer (e.g. TX rate, TX power, pair-wise KEY, IV, EIV,). This index has consistent meaning in both driver and hardware.
- MSDU total byte count: total length of this frame.
- Packet ID: as a cookie specified by driver and will be latched into the TX result register stack. Driver use this field to identify special frame's TX result.
- IV: used by encryption engine.
- EIV: used by encryption engine.

**5.3. RXWI format**

bit 31										bit 0												
TID [3:0]			MPDU total byte count[11:0]						UDF [2:0]		BSS idx [2:0]		Key idx [1:0]	WCID[7:0]								
PHY mode [1:0]		RSV [2:0]		STBC [1:0]		S	G	I	B	W	MCS[6:0]						SN[11:0]				FN[3:0]	
RSV[7:0]						RSV[7:0]						RSV[7:0]				RSSI_0[7:0]						
RSV[15:0]										RSV[7:0]				SNR_0[7:0]								

- WCID: index of ADDR2 in the pair wise KEY table. This value uniquely identifies the TA. WCID=255 means not found.
- KEY Index: 0~3 extracted from IV field. For driver reference only, no particular usage so far.
- BSSID index: 0~7 for BSSID0~7. Extract from 802.11 headers (the last three bits of BSSID field).
- UDF: User Defined Field.
- MPDU total byte count: the entire MPDU length.
- TID: extracted from 802.11 QOS control field.
- FN: fragment number of the received MPDU. Extract from 802.11 headers.
- SN: sequence number of the received MPDU. Used for BA re-ordering especially that AMSDU are auto segregated by hardware and lost the 802.11 header.
- "MCS/BW/SGL/PHYmode": RX data rate & related MIMO parameters of this frame got from PLCP header. See next section for the detail.
- RSSI0: BBP reported RSSI information of the received frame.
- SNR0: BBP reported SNR information of the received frame.

**5.4. Brief PHY rate format and definition**

A 16-bit brief PHY rate is used in MAC hardware.


It is the same PHY rate field described in TXWI and RXWI.

Bit	Name	Description
15:14	PHY MODE	Preamble mode 0: Legacy CCK, 1: Legacy OFDM, 2: HT mix mode, 3: HT green field
13:9		Reserved
8	SGL	Short Guard Interval, only support for HT mode 0: 800ns, 1: 400ns
7	BW	Bandwidth. Support both legacy and HT modes 40Mhz in legacy mode means duplicate legacy 0: 20Mhz, 1: 40Mhz
6:0	MCS	Modulation Coding Scheme

Table. Brief PHY rate format

MODE = Legacy CCK	
MCS = 0	Long Preamble CCK 1Mbps
MCS = 1	Long Preamble CCK 2Mbps
MCS = 2	Long Preamble CCK 5.5Mbps
MCS = 3	Long Preamble CCK 11Mbps
MCS = 8	Short Preamble CCK 1Mbps (illegal rate)
MCS = 9	Short Preamble CCK 2Mbps
MCS = 10	Short Preamble 5.5Mbps
MCS = 11	Short Preamble 11Mbps
Other MCS codes are reserved in legacy CCK mode. BW and SGI are reserved in legacy CCK mode.	
MODE = Legacy OFDM	
MCS = 0	6Mbps
MCS = 1	9Mbps
MCS = 2	12Mbps
MCS = 3	18Mbps
MCS = 4	24Mbps
MCS = 5	36Mbps
MCS = 6	48Mbps
MCS = 7	54Mbps
Other MCS code in legacy CCK mode are reserved When BW = 1, duplicate legacy OFDM is sent. SGI are reserved in legacy OFDM mode.	
MODE = HT mix mode / HT green field	
MCS = 0 (1S)	(BW=0, SGI=0) 6.5Mbps
MCS = 1	(BW=0, SGI=0) 13Mbps
MCS = 2	(BW=0, SGI=0) 19.5Mbps
MCS = 3	(BW=0, SGI=0) 26Mbps
MCS = 4	(BW=0, SGI=0) 39Mbps
MCS = 5	(BW=0, SGI=0) 52Mbps
MCS = 6	(BW=0, SGI=0) 58.5Mbps
MCS = 7	(BW=0, SGI=0) 65Mbps
When SGI=1, PHY_RATE = PHY_RATE * 10/9 Other MCS code in HT mode are reserved	



**6. Package Information**  
**76LD QFN (9x9mm)**


Symbol	Dimension in mm			Dimension in inch		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.80	0.85	0.90	0.031	0.033	0.035
A1	0.00	0.02	0.05	0.000	0.001	0.002
A2	----	0.65	0.70	----	0.026	0.028
A3	0.20 REF			0.008 REF		
b	0.15	0.20	0.25	0.006	0.008	0.010
D	9.00 BSC			0.354 BSC		
D1	8.75 BSC			0.344 BSC		
D2	5.30	5.45	5.60	0.209	0.215	0.220
E	9.00 BSC			0.354 BSC		
E1	8.75 BSC			0.344 BSC		
E2	5.30	5.45	5.60	0.209	0.215	0.220
e	0.40 BSC			0.016 BSC		
L	0.40	0.50	0.60	0.016	0.020	0.024
θ	0°	----	12°	0°	----	12°
R	0.065	----	----	0.003	----	----
K	0.20	----	----	0.008	----	----
aaa	----	----	0.10	----	----	0.004
bbb	----	----	0.07	----	----	0.003
ccc	----	----	0.10	----	----	0.004
ddd	----	----	0.05	----	----	0.002
eee	----	----	0.08	----	----	0.003
fff	----	----	0.10	----	----	0.004

CONFIDENTIAL

**NOTE:**

1. CONTROLLING DIMENSION : MILLIMETER
2. REFERENCE DOCUMENT : JEDEC MO-220.

**7. Revision History**

Rev	Date	From	Description
1.0	2008/5/22	Mark Liu	Initial Release

RALINK CONFIDENTIAL

*This product is not designed for use in medical, life support applications. Do not use this product in these types of equipments or applications. This document is subject to change without notice and Ralink assumes no responsibility for any inaccuracies that may be contained in this document. Ralink reserves the right to make change in the products to improve function, performance, reliability, and to attempt to supply the best product possible.*