

RS740/780+SB700 DESIGN

Clock Generator

RTM880N-790 CLK
30

PROVIDE CPU, CHIPSET AND I/O CLOCK

**AMD AM2
AMD AM2+ CPU**
940 PIN SOCKET
2,3,4,5

DDRII 400,533,667,800
128bit
DDRII 400,533,667,800

DDRII CHANNEL A
SO-DIMM SLOT
6

DDRII CHANNEL B
SO-DIMM SLOT
7

HyperTransport Link OUT
16x16

**AMD NB
DESKTOP RS740/780**
HyperTransport LINK0 CPU I/F
INTEGRATED GRAPHICS
1 16X PCIE VIDEO I/F
1 6X PCIE I/F
1 4X A-Link I/F WITH SB
8,9,10,11,12

VGA,DVI,HDMI CONNECTOR
19

CRT,DVI,HDMI

PCIE 4X SLOT
18

4X

1X

M88E8056 LAN
21

**AMD SB
DESKTOP SB700**
USB2.0
SATA II
AZALIA
ATA 66/100/133
ACPI
LPC I/F
INT RTC
HW MONITOR
13,14,15,16,17

USB[0:9] CONNECTOR
25

USB 2.0

SPI ROM
15

SPI I/F

BOOTSTRAPS (SB)
17

I2C I/F

HD AUDIO I/F

AZILIA CODEC MODEL
23

SATA II I/F

SATA[1:5] CONNECTOR
15

ATA 66/100/133 I/F

IDE CONNECTOR
22

LPC BUS

DESKTOP AM2
AM2+ POWER
27

RS740/RS780
CORE & PCIE
POWER
28


DDR MEMORY
POWER
28



LPC SIO W83627DHG MODEL
24


HW MONITOR



PS2 KB CONNECTOR

J&W		
Title COVER SHEET		
Size	Document Number	Rev
Custom	RS740/780+SB700+AM2/AM2+	1.0
Date: Monday, August 18, 2008	Sheet 1 of 34	

















RX780/RS740/RS780 difference table (HT LINK)

SIGNALS	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)	1.21K	301R
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			




J&W

Title: **RS740/780 HT I/F SIDE MEMORY**

Size: Custom Document Number: **RS740/780+SB700+AM2+** Rev: **1.0**

Date: Monday, August 18, 2008 Sheet: 8 of 34



RX780/RS740/RS780 GPP difference table




	RS740	RX780/RS780
PCE_CALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RX780/RS740/RS780 GPP Routing table

	RS740	RX780/RS780
GPP X4 CONNECTOR	GPP[2:0]	GPP[3:0]
GPP X1 CONNECTOR		GPP4
GIGABIT ETHERNET	GPP3	GPP5

RS780 Display Port Support (muxed on GFX)


DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1



	RS740	RS780	RX780
A8	DDC_DATA0/AUX0N	DDC_CLK0/AUX0P	NC
B8	DDC_CLK0/AUX0P	DDC_DATA0/AUX0N	NC

RS740/RS780 difference table (Control signal)

	RS740	RX780	RS780
NB_PWRGD_IN	3.3V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP_OUT(default)/IN	OD	OD	OD/3.3V IN
LDT_STOP#_IN(default)/OUT	3.3V IN	1.8V IN	3.3V IN/OD
SYSTEMRESETB_IN	3.3V IN	1.8V IN	3.3V IN



RX780/RS740/RS780 DEBUG PIN MAPPING

	RX780	RS740	RS780
DEBUG_OUT0	GREEN(DFT_GPIO1)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	Y(DFT_GPIO2)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	BLUE(DFT_GPIO3)	LVDS_BLOK	LVDS_BLOK
DEBUG_OUT3	COMP_Pb(DFT_GPIO4)	TMDS_HPD	TMDS_HPD
DEBUG_OUT4	TXOUT_L2N(DBG_GPIO0)	X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL

RS740/RS780 POWER RAIL VOLTAGE TABLE

	RS740	RS780	RS740	RS780
AVDD	3.3V	3.3V	VDDA18PCIE	Float
AVDDDI	1.8V	1.8V	VDDA18PCIEPLL	1.2V
AVDDQ	1.8V	1.8V	VDDC	1.2V
IOPLLVD18	1.8V	1.8V	VDDHTX	Float
IOPLLVD18	1.8V	1.8V	VDDHTRX	Float
PLLVD18	1.8V	1.8V	VDDHTTX	1.2V
PLLVD18	1.2V	1.1V	VDDL18	1.8V
VDD_MEM	1.8V	1.8V	VDDL18	3.3V
VDD_MEM18	Float	1.8V	VDDL18	1.8V
VDD18	1.8V	1.8V	VDDPCIE	1.2V
VDDA18HTPLL	1.8V	1.8V	VDDR3	3.3V

J&W


Title: **RS740/780 SYSTEM I/F**

Size: Document Number: **RS740/780+SB700+AM2+**

Date: Monday, August 18, 2008


Rev: **1.0**

Sheet 10 of 34



RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDL18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDL33	+3.3V	NC	NC



	VCC_NB	VDDHT11	VDD_PCIE
RS740	1.2V	1.2V	1.2V
RS780	1.1V	1.1V	1.1V

J&W

Title: **RS740/780 POWER**

Size: Document Number

Customer: **RS740/780+SB700+AM2+**

Date: Monday, August 18, 2008

Rev: **1.0**

Sheet 11 of 34

RS740/RX780/RS780 STRAPS

Note: for RS780, change R232 to 150R as AUX_CAL, place close to pin C8



Note: for RX780 (RX780_DFT_GPIO1) to 1K accordingly

Note: for RX780, change following pull-down resistor to 1K accordingly (RX780_DFT_GPIO5)



Note: for RX780, change following pull-down resistor to 1K accordingly (RX780_DFT_GPIO4) (RX780_DFT_GPIO3) (RX780_DFT_GPIO2)



Note: for RX780, change following pull-down resistor to 1K accordingly (RX780_DFT_GPIO0)

RS740/RX780/RS780: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS740: pin DFT_GPIO1
 RX780: pin DFT_GPIO1
 RS780: pin SUS_STAT# **GREEN E18**

RS740/RX780/RS780: STRAP_DEBUG_BUS_GPIO_ENABLE

Enables the Test Debug Bus using GPIO and/or memory IO
 1 : Disable (RS740/RS780); Disable (RX780)
 0 : Enable (RS740/RS780); Enable (RX780)
 RS740: pin DFT_GPIO5
 RX780: pin DFT_GPIO5 **C_PR E17**
 RS780: pin VSYNC

RS740: STRAP_PCIE_SB/GPP_CFG[2:0] (Pins: RS740_DFT_GPIO[4:2])

These pin straps are used to configure PCI-E GPP mode.
 111: register defined (register default to Config E) default
 110: 4-0-0-0-0 Config A
 101: 4-4-0-0-0 Config B
 100: 4-2-2-0-0 Config C
 011: 4-2-1-1-0 Config D
 010: 4-1-1-1-1 Config E
 others: register defined (default to Config E)

RX780: STRAP_PCIE_GPP_CFG[2:0] (Pins: RX780_DFT_GPIO[4:2])

111: 1-1-1-1-1-1 Mode L default
 110: 1-1-1-1-1-1 Mode L
 101: 2-0-2-0-2-0 Mode C2
 100: 2-0-2-0-1-1 Mode K
 011: 2-0-1-1-1-1 Mode E
 010: 1-1-1-1-1-1 Mode L
 001: 4-0-0-0-1-1 Mode C
 000: 4-0-0-0-2-0 Mode B

DFT_GPIO2: Y F17
DFT_GPIO3: BLUE E19
DFT_GPIO4: COMP_PB F15

RS780: STRAP_PCIE_GPP_CFG[2:0] (configure thru register setting)

1-1-1-1-1-1 Mode L default
 1-1-1-1-1-1 Mode L
 2-0-2-0-2-0 Mode C2
 2-0-2-0-1-1 Mode K
 2-0-1-1-1-1 Mode E
 1-1-1-1-1-1 Mode L
 4-0-0-0-1-1 Mode C
 4-0-0-0-2-0 Mode B

RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE

Enables Side port memory
 1. Disable (RS740/RS780)
 0 : Enable (RS740/RS780)
 RS740: pin DFT_GPIO0
 RS780: pin HSYNC
 RX780: Not Applicable

RX780/RS780: STRAP_DEBUG_BUS_PCIE_ENABLE

Enables Test debug bus using PCIE bus
 1. Disable (can be enabled thru nbcfg register)
 0 : Enable
 RX780: pin DFT_GPIO0
 RS780: configurable thru register setting only
 RS740: Not supported




J&W

Title **RS740/780 STRAPS**


Size Document Number **RS740/780+SB700+AM2+** Rev **1.0**

Date: Monday, August 18, 2008 Sheet 12 of 34


PLACE PCIIE CAPS
CLOSE TO SB700




Place R705 close to J21, and there should be no stub






Note: LDT_PG, LDT_STP# & LDT_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.



Trace width >= 15 mils





SB700 A11 RH 21X21 528

J&W	
Title SB700 ACPI/GPIO/USB/AUDIO	
Size	Document Number
Custom	RS740/780+SB700+AM2+
Date:	Monday, August 18, 2008
Rev	1.0
Sheet	14 of 34

SATA1
TX+ 2 SATA TX0+ C SATA GEN1/2 90 +/-10% OHM DIFFERENTIAL
TX- 3 SATA TX0- C
RX- 5 SATA RX0- C
RX+ 6 SATA RX0+ C
GND#9 8
GND#8 1
GND 4
GND#4 4
GND#7 7
S-ATA_Header_1x7

SATA2
TX+ 2 SATA TX1+ C
TX- 3 SATA TX1- C
RX- 5 SATA RX1- C
RX+ 6 SATA RX1+ C
GND#9 8
GND#8 1
GND 4
GND#4 4
GND#7 7
S-ATA_Header_1x7





SATA3
TX+ 2 SATA TX2+ C
TX- 3 SATA TX2- C
RX- 5 SATA RX2- C
RX+ 6 SATA RX2+ C
GND#9 8
GND#8 1
GND 4
GND#4 4
GND#7 7
S-ATA_Header_1x7

SATA4
TX+ 2 SATA TX3+ C
TX- 3 SATA TX3- C
RX- 5 SATA RX3- C
RX+ 6 SATA RX3+ C
GND#9 8
GND#8 1
GND 4
GND#4 4
GND#7 7
S-ATA_Header_1x7



PLACE SATA CAPACITOR TO WITHIN 0.5" TO CONNECTOR
PLACE SATA SERIAL RESISTOR WITHIN 0.5" TO SB700

SATA TX0+ C	C47	0.01UF/50V	SATA TX0+ C	R82	5.1/1%	SATA TX0+ A	AD9
SATA TX0- C	C48	0.01UF/50V	SATA TX0- C	R83	5.1/1%	SATA TX0- A	AE9
SATA RX0- C	C49	0.01UF/50V	SATA RX0- C	R84	5.1/1%	SATA RX0- A	AB10
SATA RX0+ C	C50	0.01UF/50V	SATA RX0+ C	R85	5.1/1%	SATA RX0+ A	AC10
SATA TX1+ C	C52	0.01UF/50V	SATA TX1+ C	R86	5.1/1%	SATA TX1+ A	AE10
SATA TX1- C	C53	0.01UF/50V	SATA TX1- C	R87	5.1/1%	SATA TX1- A	AD10
SATA RX1- C	C54	0.01UF/50V	SATA RX1- C	R88	5.1/1%	SATA RX1- A	AD11
SATA RX1+ C	C55	0.01UF/50V	SATA RX1+ C	R89	5.1/1%	SATA RX1+ A	AE11
SATA TX2+ C	C56	0.01UF/50V	SATA TX2+ C	R90	5.1/1%	SATA TX2+ A	AB12
SATA TX2- C	C57	0.01UF/50V	SATA TX2- C	R91	5.1/1%	SATA TX2- A	AC12
SATA RX2- C	C59	0.01UF/50V	SATA RX2- C	R92	5.1/1%	SATA RX2- A	AE12
SATA RX2+ C	C60	0.01UF/50V	SATA RX2+ C	R93	5.1/1%	SATA RX2+ A	AD12
SATA TX3+ C	C61	0.01UF/50V	SATA TX3+ C	R94	5.1/1%	SATA TX3+ A	AD13
SATA TX3- C	C62	0.01UF/50V	SATA TX3- C	R95	5.1/1%	SATA TX3- A	AE13
SATA RX3- C	C63	0.01UF/50V	SATA RX3- C	R96	5.1/1%	SATA RX3- A	AB14
SATA RX3+ C	C64	0.01UF/50V	SATA RX3+ C	R97	5.1/1%	SATA RX3+ A	AC14
SATA TX4+ C	C72	0	SATA TX4+ C	R106	5.1/1%	SATA TX4+ A	AE14
SATA TX4- C	C73	0	SATA TX4- C	R107	5.1/1%	SATA TX4- A	AD14
SATA RX4- C	C76	0	SATA RX4- C	R108	5.1/1%	SATA RX4- A	AD15
SATA RX4+ C	C77	0	SATA RX4+ C	R109	5.1/1%	SATA RX4+ A	AE15

NOTE:
1K 1% FOR 25MHz XTAL
4.99K 1% FOR 100MHz INTERNAL CLOCK




RC network is only required for Flash module test purpose



J&W		
Title SB700 SATA/IDE/HWM/SPI		
Size	Document Number	Rev
Custom	RS740/780+SB700+AM2+	1.0
Date:	Monday, August 18, 2008	Sheet 15 of 34



PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




1.8V: Flash module mode
3.3V: IDE mode


J&W		
SB700 POWER & DECOUPLING		
Title	Document Number	Rev
Size	RS740/780+SB700+AM2+	1.0
Customer		
Date: Monday, August 18, 2008	Sheet 16	of 34

REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#	IMC_GPIO17	IMC_GPIO16
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT	
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	IMC DISABLED DEFAULT		L, L = FWH ROM







DEBUG STRAPS


SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

J&W		
Title SB700 STRAPS		
Size	Document Number	Rev
Custom	RS740/780+SB700+AM2+	1.0
Date:	Monday, August 18, 2008	Sheet 17 of 34











J&W		
Title		
PCIEX16 SLOT		
Size	Document Number	Rev
Custom	RS740/780+SB700+AM2+	1.0
Date:	Monday, August 18, 2008	Sheet 18 of 34



RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE






Enables Side port memory
 1. Disable (RS740/RS780)
 0 : Enable (RS740/RS780)
 RS740: pin DFT_GPIO0
 RS780: pin HSYNC
 RX780: Not Applicable



















<i>J&W</i>			
Title			
PCI TSB43AB22A 1394			
Size	Document Number		Rev
Custom	RS740/780+SB700+AM2+		1.0
Date: Monday, August 18, 2008		Sheet	20 of 34

15	SB700_LAN_RST#	RL26	0	LAN	LAN	LAN	PCIE_RST#
14,18	PCIE_WAKE_UP#	CL2	0.1UF/X7R/16V	LAN	LAN	LAN	PCIE_WAKE_UP#
9	PE2_OUT_N	CL1	0.1UF/X7R/16V	LAN	LAN	LAN	PCIELAN_TX1P
9	PE2_OUT_P	CL1	0.1UF/X7R/16V	LAN	LAN	LAN	PCIELAN_TX1P
9	PE2_IN_P	CL3	0.1UF/X7R/16V	LAN	LAN	LAN	PCIELAN_RX1P
9	PE2_IN_N	CL4	0.1UF/X7R/16V	LAN	LAN	LAN	PCIELAN_RX1P
13,30	PE2_CLK_P	CL5	0.1UF/X7R/16V	LAN	LAN	LAN	PCIELAN_RX1N
13,30	PE2_CLK_N	CL5	0.1UF/X7R/16V	LAN	LAN	LAN	PCIE_CLK_P
							PCIE_CLK_N






J&W		
Title	MARVELL 88E8053/56	
Size	Document Number	Rev
Custom	RS740/780+SB700+AM2+	1.0
Date:	Monday, August 18, 2008	Sheet 21 of 34





J&W	
HD 883	
Title	Document Number
Size	RS740/780+SB700+AM2+
Custom	Rev 1.0
Date: Monday, August 18, 2008	Sheet 23 of 34



	0	1	
RTSA#	2E	4E	I/O CONFIGURATION ADDRESS
DTRA#	DISABLE SPI	ENABLE SPI	ENABLE SPI
SOUTA	KBC DISABLE	KBC ENABLE	KBC FUNCTION ENABLE
GP50	TTL LEVEL	VRM10 LEVEL	VID LEVEL SELECTION

J&W

Title: **WINBOND W83627DHG I/O**



Size: **RS740/780+SB700+AM2+**








Date: **Monday, August 18, 2008**






Document Number: **RS740/780+SB700+AM2+**

Rev: **1.0**

Sheet: **24** of **34**










J&W			
Title			
RS740/780+SB700+AM2+			
Size	Document Number	Rev	
Custom	RS740/780+SB700+AM2+	1.0	
Date:	Monday, August 18, 2008	Sheet	26 of 34

ISL6566CR/ACR FOR INTEL P4 VRD10.1 POWER CKT



C294 can linearize the LL

4 CPU_CORE_TYPE	CPU_VIDS	RV60	300X	CPU_PVEN	
4 CPU_VIDS	CPU_VID5	RV54	1KX	VRM_VID5	24
4 CPU_VID4	CPU_VID4	RV73	1KX	VRM_VID4	24
4 CPU_SVC	CPU_SVC	RV75	4.7K	VRM_VID3	24
4 CPU_SVD	CPU_SVD	RV76	4.7K	VRM_VID2	24
4 CPU_PVEN	CPU_PVEN	RV77	0	VRM_VID1	24
4 CPU_VID0	CPU_VID0	RV78	0	VRM_VID0	24

28 VCCDDR_FB	RV77	0	F78125
28 VCCDDR_FB	RV78	0	F78125
+3.3VSB	RV80	4.7K	F78125
2P5V_PWR	RV75	4.7K	F78125
VCCDDR	CPU_VID4		
4 CPU_CORE_TYPE	CPU_VID4		
4 CPU_SVC	CPU_SVC		
4 CPU_SVD	CPU_SVD		
4 CPU_PVEN	CPU_PVEN		
4 CPU_VID0	CPU_VID0		

CPU_CORE_FB+	CPU_CORE_FB+	4
SDATA	SDATA	6,7,14,29,30
SCLK	SCLK	6,7,14,29,30
VR_DIS_IN	CPU_PRESENT#	4,14
CPU_PG_IN	CPU_PWROK	4,13
PWM_ENLL	VRM_VID4	7
VRM_VID4	VRM_VID3	5
VRM_VID3	VRM_VID3	24
VRM_VID2	VRM_VID2	24
VRM_VID1	VRM_VID1	24
VRM_VID0	VRM_VID0	24

J&W

Title: **ISL6566 Power**




Size: **RS740/780+SB700+AM2+**

Date: Monday, August 18, 2008

Rev: **1.0**



Sheet: 27 of 34

RESET, FANS & SPKR




- FRONT PANEL SILKSCREEN**
- 1, 3 HD LED
 - 2, 4 POWER LED
 - 5, 7 RESET BTN
 - 6, 8 POWER BTN

J&W		
Title F_Panel, PWR_GD		
Size	Document Number	Rev
Custom	RS740/780+SB700+AM2+	1.0
Date:	Monday, August 18, 2008	Sheet 29 of 34



- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO ICS9LPRS472 AS POSSIBLE
- 2- ROUTE ALL SRCCLK[*] AND SRCCLK[*] AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO ICS9LPRS472 POWER PIN

Place R211/212 less than 500 mils away from ICS
R851 less than 100 mils away from R800/801
route CPU clock as 100ohm differential pair



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLCOK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLCOK

FSB4	FSB3	FSB2	FSB1	FSB0	CPU	HTT(single SEL_HTT=1)	HTT(Differential SEL_HTT=0)	VCO	SRC	ATIG[3:0]	SB_SRC
0	1	1	1	1	200M	66M	100M	600M	100M	100M	100M

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* the GFX_REFCLK input is required for all cases

J&W

Title: **RS740/780 CLOCK Gen**

Size: Document Number
Custom: **RS740/780+SB700+AM2+** Rev: **1.0**

Date: Monday, August 18, 2008 Sheet 30 of 34