

RTL8196C GPIO definition			
RTL8196C pin	GPIO Name	I/O	Function
pin 100	GPIOA2	O	PD#
pin 98	GPIOA6	O	SYSTEMLED
pin 96	GOIPA3	I	WPS
Pin 97	GOIPA4	O	WPSLED
pin 99	GPIOA5	I	Reset/Default
pin 108	GPIOB7	I	WAKE#

Title		
Size A	Document Number <b>PLACEMENT</b>	Rev V211
Date:	Thursday, April 22, 2010	Sheet 1 of 7


# REVISION HISTORY


Revision	Release Date	Summary
REV:2.0	2010/04/15	Change New Chip RTL8196C HDK Design

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date: Thursday, April 22, 2010		Sheet 1 of 1

D  
C  
B  
A

D  
C  
B  
A







**Layout Guide:**  
Put termination near the RTL8196C Chip side

MWEEB	R158	0	WEB
MCASB	R160	0	CASB
MRASB	R162	0	RASB
MSD_CSUB	R164	0	SU_CSUB
MDU	R166	0	DU
MD1	R168	0	D1
MD2	R170	0	D2
MD3	R172	0	D3
MD4	R174	0	D4
MD5	R176	0	D5
MD6	R178	0	D6
MD7	R180	0	D7
MD8	R182	0	D8
MD9	R184	0	D9
MD10	R186	0	D10
MD11	R188	0	D11
MD12	R190	0	D12
MD13	R192	0	D13
MD14	R194	0	D14
MD15	R196	0	D15
MAU	R198	0	AU
MA1	R200	0	A1
MA2	R202	0	A2
MA3	R204	0	A3
MA4	R206	0	A4
MA5	R208	0	A5
MA6	R210	0	A6
MA7	R212	0	A7
MA8	R214	0	A8
MA9	R216	0	A9
MA10	R218	0	A10
MA11	R220	0	A11
MA12	R222	0	A12
MA13	R224	0	A13
MA14	R226	0	A14
MA15	R228	0	A15
MA16	R230	0	A16

SPI Flash	Single I/O Dual I/O	Quad I/O
8 pins SPI	R210=10K R212=10K	R210=NC R212=NC
16 pins SPI	R205=10K R206=10K	R205=NC R206=NC

R201 49.9 ohms for lowering EMI




SDRAMClkSel [2:0]

000:	65.625 MHz
001:	78.125 MHz
010:	125 MHz
011:	150 MHz
100:	156.25 MHz (default)
101:	168.75 MHz
110:	193.75 MHz
111:	237.5 MHz

CPUclkSel [2:0]




000:	250 MHz
001:	270 MHz
010:	290 MHz
011:	310 MHz
100:	330 MHz
101:	350 MHz
110:	370 MHz
111:	390 MHz

Signal	Function	Description
MA1	BOOTSEL	0: NOR Flash (default) 1: SPI Flash
MA3	Clklx_from_clkm	0: default 1: Clk_lx come from clk_m
MA4	Enable external reset	0: disable (default) 1: enable
MA5	SYNC_LX_OC	0: default 1: set SYNC_OC=SYNC_LX=SYNC_LX_OC for testing
MA[6:8]	(DRAM SEL CLK) clk_m2x_freq_sel[0:2]	H/W strap can set 3 bits[0:2]
MA[9:11]	(CPU SEL CLK) clk_cpu_freq_sel[1:3]	H/W strap can set 3 bits[1:3]
MA12	ck_cpu_div_sel	0: default 1: pll_cpu divide by 2
MA13	en_router_mode	0: 1 port AP mode 1: 5 port router mode (default)




(2) DEFAULT WPS  
 (2) WPS WPSLED  
 (2) WPSLED WPSLED  
 (2) SYSLED SYSLED

LED/ Push Button Interface








VDD10 optional for Switch Regulator









RESET/RELOAD DEFAULT

SCAN Mode




Title			
802.11n 10/100M Wireless Router			
Size	Document Number	Rev	
Custom		V211	
Date:	Thursday, April 01, 2010	Sheet	4 of 7

10/100M PHY Interface  
10pF for lowering EMI



Title			802.11n 10/100M Wireless Router		
Size	Document Number		Rev		
B	MDI 10/100M		V210		
Date:	Thursday, April 01, 2010	Sheet	5	of	7





RF 50 ohms trace

Power and Ground  
1.5V Trace  
1.2V Trace

RF PATH A

RF PATH B

RTL8192CE



These components inside of pink color line region are removed for 1T1R option

Title			
<b>802.11n 10/100M Wireless Router</b>			
Size	Document Number	Rev	
Custom	<b>RTL8192CE</b>	M120A	
Date:	Thursday, April 22, 2010	Sheet	6 of 7