



# Datasheet

## Scope

This technical document contains 3ALogics 13.56MHz Multi-Protocol Reader IC (TRH031M-S) features and structure.

## Related 3ALogics Document

TRH03XM-S Cookbook  
Firmware User Manual

## Application

Access Control / Home Network & Digital Door Lock  
POS Terminal / Public Transportation  
Electronic Library / Intelligent Toys  
E-Parking / Product Authentication  
Distribution, Logistics

## Revision history

Date	Version	CR	Revisor	Description
2010. 10.05	0.1	01	S.H Chun S.W Kim	Preliminary version release
<b>Dept. Manger : Sung Hun Chun</b> <b>Authors :</b> Sung Hun Chun Sung Wan Kim			<b>Title :</b> TRH031M-S Datasheet	<b>Contents :</b> Chapter 1 ~ 14 Page : 78

**Important notice**

All referenced brands, product names, service name and trademarks are the property of their respective owners.

*AnyRead™* - is a trademark of 3ALogics.

**Copyright © 2010 3ALogics Inc.**

This draft document is a copyright-protected by 3ALogics. Except as permitted under the applicable laws of the user's country, neither this draft document nor any extract from it may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, photocopying, recording or otherwise, without prior written permission.

---

**Disclaimer**

3ALogics accepts no liability for the content of this document, or for the consequences of any actions taken on the basis of the information provided, unless that information is subsequently confirmed in writing. If you are not the intended recipient you are notified that disclosing, copying, distributing or taking any action in reliance on the contents of this information is strictly prohibited.

**Contact**

3ALogics Inc.  
7<sup>th</sup> Floor, Hyundai-office Bldg., 9-4, Sunae-dong.  
Bundang-gu, Seongnam-si, Gyeonggi-do, 463-783, Korea

TEL : (82)-(31)-715-7117  
FAX : (82)-(31)-719-7551

homepage: <http://www.3ALogics.com>  
E-mail : [rfd@3ALogics.com](mailto:rfd@3ALogics.com)

Printed in the Republic of Korea.

---

## Document Contents

<b>CHAPTER1 INTRODUCTION.....</b>	<b>8</b>
1.1 FEATURES.....	8
1.2 BLOCK DIAGRAM.....	9
1.3 PIN DIAGRAMS.....	10
1.4 PIN DESCRIPTION.....	11
1.5 SPECIAL FUNCTION REGISTER GROUP.....	12
1.6 SPECIAL FUNCTION REGISTER GROUP (CONTINUE).....	13
<b>CHAPTER2 TRH031M-S FUNCTIONALITY.....</b>	<b>14</b>
2.1 INTRODUCTION.....	14
2.2 RFID READER.....	14
2.3 ROLE OF TRH031M-S.....	15
2.3.1 Modulation / Demodulation.....	15
2.3.2 Encoding / Decoding.....	16
2.3.3 Framing.....	17
2.3.4 Data integrity.....	17
2.3.5 Timer and Interrupt.....	18
<b>CHAPTER3 HOST INTERFACE.....</b>	<b>19</b>
3.1 INTRODUCTION.....	19
3.2 PARALLEL INTERFACE.....	19
3.2.1 Using Dedicated Address.....	20
3.3 PARALLEL INTERFACE HARDWARE CONFIGURATION.....	21
3.4 SPI SERIAL INTERFACE.....	22
3.4.1 SPI Serial Interface Hardware Configuration.....	23
3.4.2 SPI Serial Interface Data Format.....	24
<b>CHAPTER4 COMMAND.....</b>	<b>26</b>
4.1 INTRODUCTION.....	26
4.2 COMMAND EXPLANATION.....	26
4.3 TRANSMIT/RECEIVE STATUS CHECK.....	28
4.4 CONTROL.....	30
4.5 ERROR CHECK.....	31

<b>CHAPTER5 PROTOCOL.....</b>	<b>32</b>
5.1 INTRODUCTION.....	32
5.2 TRANSMIT DATA FORMAT SELECT.....	32
5.3 RECEIVER DATA FORMAT SELECT.....	34
5.3.1 Receive Delay Time.....	36
5.3.2 Bit Level Receiving.....	36
5.4 ANTI-COLLISION.....	37
5.4.1 Collision Detection.....	37
5.5 BIT LEVEL DATA TRANSMIT/RECEIVE.....	39
5.6 PROTOCOL.....	41
5.6.1 ISO/IEC 14443A Protocol.....	41
5.6.2 ISO/IEC 14443B Protocol.....	43
<b>CHAPTER6 FIFO BUFFER.....</b>	<b>45</b>
6.1 INTRODUCTION.....	45
6.2 FIFO BUFFER DATA INPUT/OUTPUT.....	45
6.3 FIFO BUFFER RELATED FUNCTIONS.....	46
6.3.1 FIFO Buffer Data Deletion.....	46
6.3.2 FIFO Buffer Error.....	46
6.3.3 FIFO Buffer caused Interrupt.....	46
<b>CHAPTER7 SIGNAL INTEGRITY.....</b>	<b>48</b>
7.1 INTRODUCTION.....	48
7.2 SIGNAL INTEGRITY SETTING METHOD.....	48
<b>CHAPTER8 INTERRUPT.....</b>	<b>51</b>
8.1 INTRODUCTION.....	51
8.2 INTERRUPT USE METHOD.....	51
<b>CHAPTER9 POWER MANAGEMENT.....</b>	<b>54</b>
9.1 INTRODUCTION.....	54
9.2 POWER DOWN MODE EFFECT.....	54
9.3 POWERDOWN MODE DIRECTIONS.....	55
9.3.1 Hardware PowerDown Mode.....	55
9.3.2 Software PowerDown Mode.....	55

<b>CHAPTER10 TIMER.....</b>	<b>56</b>
10.1 INTRODUCTION .....	56
10.2 TIMER SETTING .....	56
10.3 TIMER FUNCTION.....	58
<b>CHAPTER11 ANALOG.....</b>	<b>59</b>
11.1 TRANSMITTER.....	59
11.2 TRANSMITTER STRUCTURE .....	59
11.3 TRANSMITTER FUNCTION.....	59
11.3.1 TX1 and TX2 Function Setting.....	60
11.3.2 TX1 and TX2 Output Power Setting.....	62
11.3.3 TX1 and TX2 Modulation Index Adjustment.....	63
11.3.4 Recognition Distance and Power Consumption.....	63
11.4 RECEIVER.....	64
11.5 RECEIVER STRUCTURE .....	64
11.6 RECEIVER FUNCTIONS.....	65
11.6.1 Envelope Detector.....	65
11.6.2 Offset Collection.....	65
11.6.3 Variable Gain Amplifier: VGA.....	65
11.6.4 Comparator.....	66
<b>CHAPTER12 RECEIVER CALIBRATION .....</b>	<b>68</b>
<b>CHAPTER13 TEST.....</b>	<b>69</b>
13.1 INTRODUCTION .....	69
13.2 HOW TO USE TEST PIN.....	69

<b>CHAPTER14 ELECTRICAL CHARACTERISTICS .....</b>	<b>71</b>
14.1 OPERATING CONDITION RANGE .....	71
14.2 CURRENT CONSUMPTION.....	71
14.3 EXTERNAL OSCILLATOR CHARACTERISTICS .....	72
14.4 RECEIVER CHARACTERISTICS.....	73
14.5 RECEIVER CALIBRATION CHARACTERISTICS .....	73
14.6 STANDARD I/O PIN DC CHARACTERISTICS.....	74
14.7 SCHMITT TRIGGER INPUT THRESHOLD.....	74
14.8 TIMING SPECIFICATION.....	75
14.8.1 Timing for Read/Write Strobe.....	75
14.8.2 Timing for SPI compatible interface.....	76
14.9 PACKAGE INFORMATION.....	77

# Chapter1 Introduction

## 1.1 Features

### Basic information

- 13.56MHz Multi-protocol RFID Reader chip
- 3.3V operation voltage
- 32pin LQFP Package

### Supported Protocols:

- ISO/IEC 14443 A/B Type, ISO/IEC 15693
- Tag-it (Texas Instrument)

### Performs Analog and Digital mixed operation as standards indicated

- Modulation/Demodulation, Encoding/Decoding
- Framing and Collision Detection for Anti-collision
- Automatic Data integrity check

### Functions for microprocessor interface

- 128 bytes FIFO buffer for immediate data storage
- 4 types of Parallel interface and SPI Serial interface
- Configurable interrupt can inform event to microprocessor
- Configurable and Adjustable timer function can cooperated with transceive state and interrupt

### Power consumption minimization

- Hardware/Software power down function
- Minimized leakage and stand-by current


### Other functions

- Receiver auto calibration function (Offset cancellation)
- Transmit power and modulation index configuration
- Two Transmit drivers can be configured
- Adjustable receiver sensitivity depends on noise condition
- Data rate and pulse width configuration according to protocol standards
- Test pins for operation check




## 1.2 Block Diagram

Picture 1-1 displays TRH031M-S block diagram that is divided by digital and analog parts.



Picture 1-1 TRH031M-S Block Diagram

### 1.3 Pin Diagrams



Picture 1-2 TRH031M-S Pin Diagrams

## 1.4 Pin Description

Table 1-1 TRH031M-S Pin Map

Number	Pin Name	Description	Direction
1	TESTOUT	Test Output (for factory test)	Output
2	TESTIN	Test Input (for factory test)	Input
3	WRB	Write Bar (Active low)	Input
4	RDB	Read Bar (Active low)	Input
5	XOUT	Crystal Oscillator Output	Output
6	XIN	Crystal Oscillator Input	Input
7	DVSS	Digital Ground	Ground
8	DVDD	Digital Power	Power
9-16	DATA <0:7>	8-Bit Data Bus	Inout
17-19	ADDR <0:2>	3-bit Address Bus	Input
20	PALE	Positive Address Latch Enable (Active High)	Input
21	IRQ	Interrupt Request	Output
22	RST	Reset (Active High)	Input
23	AVDD	Analog Power	Power
24	AVSS	Analog Ground	Ground
25	TEST2O	Test Output (for factory test)	Output
26	RX	Receiver Input (Analog)	Input
27	VMID	Receive Reference Voltage (Analog)	Output
28	CSB	Chip Select Bar (Active Low)	Input
29	TX1	Transmit Driver #1 (Analog)	Output
30	TVDD	Transmitter Power	Power
31	TX2	Transmit Driver #2 (Analog)	Output
32	TVSS	Transmitter Ground	Ground

## 1.5 Special Function Register Group

Table 1-2 TRH031M-S Special Function Register Group 1

Address	Name	Value							
0x00	<a href="#">PAGE</a>	UsePage					PageSelect		
0x01	<a href="#">COMMAND</a>			Command					
0x02	<a href="#">FIFODATA</a>	FIFOData							
0x03	<a href="#">STATUS1</a>		ModemState		IRQ	ERR	HiAlert	LoAlert	
0x04	<a href="#">FIFOLENGTH</a>	FIFOLength							
0x05	<a href="#">STATUS2</a>	TRunning	LockStatus		TerrFlag	TadFlag	RxLastBits		
0x06	<a href="#">IEN</a>	SetIEn		TimerIEn	TxIEn	RxIEn	IdleIEn	HiAlertIEn	LoAlertIEn
0x07	<a href="#">IRQ</a>	SetIRq		TimerIRq	TxIRq	RxIRq	IdleIRq	HiAlertIRq	LoAlertIRq
0x08	RFU								
0x09	<a href="#">CONTROL</a>	IrqpIn_inv			PowerDown		TStopNow	TStartNow	FlushFIFO
0x0A	<a href="#">ERRFLAG</a>				FIFOvfl	CRCerr		ParityErr	CollErr
0x0B	<a href="#">COLLPOS</a>	CollPos							
0x0C	<a href="#">TIMERVALUE</a>	TimerValue							
0x0D	<a href="#">CRCRESULTLSB</a>	CRCResultLSB							
0x0E	<a href="#">CRCRESULTMSB</a>	CRCResultMSB							
0x0F	<a href="#">BITFRAME</a>		RxAlign		TMaskFlag	TxLastBits			
0x10	RFU								
0x11	<a href="#">TXCONTROL</a>	TxPwDn	ModulatorSource		F100ASK	TX2Inv	TX2Cw	TX2RFEn	TX1RFEn
0x12	<a href="#">CWCONDUCTANCE</a>			ExtraD	CwConductance				
0x13	<a href="#">MODCONDUCTANCE</a>		ModConductance						
0x14	<a href="#">CODCONTROL</a>				TI_Addr	TxCoding			
0x15	<a href="#">MODWIDTH</a>	ModWidth							
0x16	RFU								
0x17	<a href="#">BFRAMING</a>			EOFWidth	CharSpacing		SOFWidth		
0x18	RFU								
0x19	<a href="#">RXCONTROL1</a>	RxPwDn	VmidPwDn	RxForce	0	0	VGAGain		
0x1A	<a href="#">DECODCONTROL</a>			ZrAfColl	RxFraming				
0x1B	RFU								
0x1C	<a href="#">RXTHRESHOLD</a>						HYR		

## 1.6 Special Function Register Group (Continue)

Table 1-3 TRH031M-S Special Function Register Group 2


Address	Name	Value							
0x1D	RFU								
0x1E	<a href="#">RXCONTROL2</a>	ADcdMd					Dcdsrc		
0x1F	RFU								
0x20	RFU								
0x21	<a href="#">RXWAIT</a>			RxWait					
0x22	<a href="#">REDUNDANCY</a>		CRCWr	CRCB		RxCRCEn	TxCRCEn	ParityOdd	ParityEn
0x23	<a href="#">CRCPRESETLSB</a>	CRCPresetLSB							
0x24	<a href="#">CRCPRESETMSB</a>	CRCPresetMSB							
0x25	RFU								
0x26	<a href="#">TESTOUTSEL</a>						TestSel		
0x27	RFU								
0x28	RFU								
0x29	<a href="#">FIFOLEVEL</a>			WaterLevel					
0x2A	<a href="#">TIMERCLK</a>			TRestart	TPreScaler				
0x2B	<a href="#">TCONTROL</a>					TStopRxEnd	TStopRxBe	TStartTxEnd	TStartTxBe
0x2C	<a href="#">TRELOADVALUE</a>	TReloadValue							
0x2D	<a href="#">DTCCTRL</a>					Sel_cal_clk		DTCTX2En	DTCTX1En
0x31	RFU								
0x32	RFU								
0x33	RFU								
0x3A	RFU								

# Chapter2 TRH031M-S Functionality

## 2.1 Introduction

This chapter will explain RFID communication process and role of TRH031M-S instead of detailed functions of TRH31M.

## 2.2 RFID Reader




Picture 2-1 RFID Reader

Picture 2-1 displays 13.56MHz RFID reader structure using TRH031M-S. As displayed on picture, TRH031M-S is placed between antenna and microprocessor. TRH031M-S, from microprocessor, receives both command and data per each protocol format to tag through antenna. Receiving process works conversely. TRH031M-S converts data from the antenna by digitizing, and microprocessor verifies data received from TRH031M-S. Therefore, microprocessor communicates with RFID tag through TRH031M-S. In other words, TRH031M-S provides wireless communication interface between microprocessor and RFID tag.

## 2.3 Role of TRH031M-S


### 2.3.1 Modulation / Demodulation



Picture 2-2 Modulation / Demodulation

Key functions of TRH031M-S are modulation and demodulation. Modulation is sending data through carrier (as seen on picture 2-2 from B to A). Demodulation is conversely receiving signal (such as A on picture 2-2) by removing carrier and converting to B. Therefore, modulation occurs in transmit mode (TX) and demodulation occurs in receiving mode (RX).

### 2.3.2 Encoding / Decoding



Picture 2-3 Encoding / Decoding

Picture 2-3 is an example of ISO 14443A type tag and reader encoding/decoding signal. Encoding/decoding process differs by different protocol used; therefore, detailed information should follow standard specification.


Encoding is creating waveform (Seen as picture 2-3(a) or 2-3(c)) for data transmission and decoding is process of distinguishing waveform (Seen as picture 2-3(a) or picture 2-3(c)) as data 0 or data 1.

First, decoding process is as follows. From analog part, demodulation completed signal is shaped as picture 2-3(a) and picture 2-3(c).

As seen in picture 2-3(a) and picture 2-3(c), carrier is eliminated but subcarrier remains. Thus, eliminate subcarrier. From picture 2-3(a) to picture 2-3(b) transformation process and picture 2-3(c) to picture 2-3(d) transformation process are subcarrier elimination process. Eliminated subcarrier signal (Seen as picture 2-3(b) and picture 2-3(d)) will take shape of Manchester Coding. TRH031M-S digital part in the end finish the data decoding process by distinguishing the signal (Picture 2-3(b)) as data 0 and (Picture 2-3(d)) as data 1. In case of encoding, conversely, transmit data value stored in FIFO will impact the shape as seen on picture 2-3(a) and picture 2-3(c). All these processes will be performed automatically when user selects protocol type.



### 2.3.3 Framing




Picture 2-4 Framing

Picture 2-4 displays ISO 14443A frame structure. Framing means simply making frame. Frame is data transmission unit in communication and word 'packet' is used very frequently. Frame structure differs based on each protocol, and TRH031M-S performs framing once user selects protocol type. Frame structure is simply divided into SOF (Start Of Frame) and EOF (End of Frame). For ISO14443A, parity is included after 8-bit data for data integrity.

### 2.3.4 Data integrity

Data integrity signifies data error status during transmission. To check data integrity, ordinary protocols during transmit/receiving mode attaches surplus data for error checking. CRC is one of the major errors checking method. TRH031M-S has hardware check capability for CRC, parity error status check for data integrity during wireless interface. As other features, error checking is performed automatically by setting couple of features and result is sent to microprocessor through register.

## 2.3.5 Timer and Interrupt



Picture 2-5 Status of Tx/Rx signal

Interrupt and timer instruction is not fixed. User can improve program efficiency by using timer and interrupt. The following is an example of program using interrupt and timer.

Picture 2-5 is end of TX and beginning of RX in RFID communication. Picture 2-5(a) is analog signal waveform from antenna, and picture 2-5(b) is a signal transmitting from digital part to analog part for modulation after encoding. Picture 2-5(c) is a received signal from analog part after demodulation. As seen on picture 2-5, there is a time delay between ending TX and beginning RX. Also TX and RX do not occur normally because it is not possible to receive response when tag is outside of antenna recognition distance. Therefore, software is developed for normal transmission, TRH031M-S will idle waiting for receiving signal when no response from tag. Consequently, timer and interrupt should be used in case failed receiving signal after transmission.

From above example using receiving interrupt and timer interrupt, if completing receiving it activates receiving interrupt. If signal is not received in given time, timer interrupt occurs. For these action to happen, set from IEN(0x06) to use timer interrupt and receive interrupt and set TReloadValue to applicable distance Interval (Picture 2-5). Lastly, set TCONTROL(0x2B) register to TStartTxEnd, thereafter, set the timer to count after signal transmission. From microprocessor normal completion of transmitting and receiving can be determined very simply by type of interrupt generated after completion of transmitting and receiving.


# Chapter 3 Host Interface

## 3.1 Introduction

Host typically means microprocessor. TRH031M-S supports 4 types of parallel interface and SPI serial interface to host.

## 3.2 Parallel Interface

TRH031M-S supports total of 4 types of parallel interface. All 4 interfaces support 8 bit data bus differentiated by read/write execution methods and allotted address methods. User can select any one of 4 interfaces that is more convenient and efficient. Picture 3-1 displays 4 interface types supported by TRH031M-S.




Picture 3-1 Shape of TRH031M-S supported microprocessor interface

There is 2 ways to delivery address. Picture 3-1(a) and picture 3-1(b) display the difference of Multiplexed Addressing and Dedicated Addressing. When using Multiplexed Addressing (Picture 3-1(a)), address is delivered through data bus. When address is read is determined by PALE pin. Dedicated Addressing is used by dividing data bus and address bus. Instead of using PALE pin, address is controlled by WRB and RDB pin.

Picture 3-1(c) and picture 3-1(d) are differences of Common Mode control method and Separated Mode control method. Differences of two methods are how to designate Read and Write using two pins, WRB and RDB In Common mode, WRB value being High implies Read and Low value implies Write. Also in Common Mode, Read/Write point is indicated when RDB falls to Low value in either Read/Write situation. For Separate Mode, Read/Write is allotted in each pin. WRB falling to Low value means Write, and RDB falling to Low value means Read.

### 3.2.1 Using Dedicated Address

Using Dedicated Address, address line constitutes in 3 bits, thus, not able to designate all TRH031M-S memory map having total 6 bits. Therefore, TRH031M-S utilizes low level 3 bits of PAGE(0x00) register to designate upper level 3 bits of address. MSB of PAGE(0x00) register is set to 1 when using PAGE(0x00) register low level bit for address. PAGE(0x00) register value is to set ADDR pin to all 0 and Write.



Picture 3-2 Dedicated Address Configuration

Picture 3-2 displays Dedicated Address configuration. ADDR implies data entered from TRH031M-S input pin, and Address implies to TRH031M-S last used address.

Table 3-1 PAGE register

Name	Address	Reset	Value								
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit	
PAGE	0x00	0x80	UsePage	0	0	0	0	PageSelect			

Number	Name	Description
7	UsePage	0: The PageSelect is not in use for register address setting. 1: The PageSelect is in use for register address setting.
2-0	PageSelect	If UsePage value is 1, upper level of register address 3 bit PageSelect value is used.

### 3.3 Parallel Interface Hardware Configuration

Parallel interface are divided into 4 different types by address allocation methods and control signal use methods. However, difference in control methods do not impact hardware configuration. Whether user selects Separated mode or Common mode, hardware configuration is the same and control method is determined using software. TRH031M-S control method is based on first executed write command after reset. Basically if Separated mode is used to write after reset then until next reset Separate mode is used continuously.

Hardware configuration for address delivery method is as below. In case of Dedicated Address, PALE pin is not used. In Multiplexed, ADDR pin is not used. Table 3-2 displays each value when not using PALE or ADDR.


Table 3-2 Allocation of signal based on Addressing methods

PIN Name	Dedicated Address Bus	Multiplexed Address Bus
PALE	HIGH	PALE
ADDR2	ADDR2	LOW
ADDR1	ADDR1	HIGH
ADDR0	ADDR0	HIGH

### 3.4 SPI Serial Interface

TRH031M-S also supports SPI serial interface in addition to parallel interface. SPI (Serial Peripheral Interface) can send and receive data through 3 to 4 bus lines. TRH031M-S is ideal for small quantity bus control or control many TRH031M-Ss with one microprocessor. SPI is divided by master and slave. Master gives commands from SPI protocol and slave follows the commands. TRH031M-S functions as slave during communication.

SPI clock (SCK) is created by master, and use MOSI (Master-Out Slave-In) during communication from master to slave and MISO (Master-Out Slave-In) during communication from slave to master. NSS (Negative Slave Select) is similar to Chip Select being used during one master controlling multiple slaves and wanting to select specific slave to set command.



Picture 3-3 SPI Serial interface operation

Picture 3-3 displays 1 byte (8bit) delivery process using SPI interface. To initiate SPI communication, first NSS need to change to Low value. MSB of MISO begins output from negative edge of NSS. Then, MOSI signal transfers from master to slave. Slave reads MOSI signal from positive edge of SCK. Up to this point is the process of 1 bit data transaction. Basically from positive edge of SCK enter 1 bit of data from master to slave, and from negative edge of SCK and negative edge of NSS slave outputs 1 bit of data to master. This process is repeated 8 times to send and receive 8 bits of data and completes 1 byte transaction. To send or receive more than 1 byte of data, maintain NSS to low and send and receive by byte. After all data is sent NSS returns to High value.

### 3.4.1 SPI Serial Interface Hardware Configuration

SPI interface, unlike parallel interface, is determined during reset process. Therefore, to use SPI modes, before sending reset signal assign inputs as below table 4-2.


Table 3-3 SPI SPI Interface Configuration

<b>PIN Name</b>	<b>SPI Interface</b>
<b>PALE</b>	NSS
<b>ADDR2</b>	SCK
<b>ADDR1</b>	LOW
<b>ADDR0</b>	MOSI
<b>RDB</b>	HIGH
<b>WRB</b>	HIGH
<b>CSB</b>	LOW
<b>DATA7 ... DATA1</b>	1100001
<b>DATA0</b>	MISO

### 3.4.2 SPI Serial Interface Data Format

Picture 3-4 displays SPI command structure (Example: Master reading 4 registers). When executing Read command, master must send to slave the register address wanted to read. End byte is dummy thus to read 4 registers 5 bytes are entered. Consequently, to read n number of registers, user must enter n+1 number of bytes. Typically dummy uses 8 continuous 0 values. One additional point of caution is that after address input, data output occurs when next byte is entered. As seen in the picture, when addr1 is entered data0 output occur not data1.

In write command there is not output through MISO, but through MOSI, address and data types of signal should be entered. Entry steps are first byte recognizes as address, and before NSS becomes High, previously entered bytes are recognized as data. From the picture, data0 to data3 4bytes are written in address addr0. To execute write to other registers initialize NSS to High then change to Low and re-enter address then write data.



Picture 3-4 SPI Command Structure



In SPI communication determining whether it is Read or Write command depends on first byte of MSB. If first byte of MSB is 0 then it is Write command, and if 1 then it is Read command. If MSB is bit 7 and LSB is bit 0 then Read/Write is determined by MSB then address is located from bit6~bit1. Picture 3-5 is address structure for SPI communication. (a) is first address of Read command. Basically it is addr0 of Read command in Picture 3-4. As explained above MSB value is 1. (b) is address format from addr1 to addr3. MSB and LSB are all RFU. (c) is Write command address that is Write command addr0 in Picture 3-4. As explained above MSB value is 0. RFU is meaningless value and user can set it at his own discretion.

<b>Read</b>	(a)	1	address <5:0>	RFU
	(b)	RFU	address <5:0>	RFU
<b>Write</b>	(c)	0	address <5:0>	RFU

Picture 3-5 SPI Address Structure

# Chapter4 Command

## 4.1 Introduction

TRH031M-S actions are initiated by commands. Writing command to address COMMAND(0x01) register, TRH031M-S functions based on current register setting value and FIFO data value.

## 4.2 Command Explanation

Table 4-1 displays commands available in TRH031M-S.

Table 4-1 COMMAND register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
COMMAND	0x01	0x3F	0	0	Command					

Number	Name	Description
5-0	Command	<p>Command register for operating the TRH031M-S</p> <p><b>INIT (3Fh):</b> Initializing system after reset.</p> <p><b>IDLE (00h):</b> Remains in IDLE mode. (Writing 00 to Command register will stop actions.)</p> <p><b>TRANSMIT (1Ah):</b> Transmit FIFO data then remains IDLE.</p> <p><b>RECEIVE (16h):</b> Store received data to FIFO then remains IDLE.</p> <p><b>TRANSCIVE (1E):</b> Transmit FIFO data then store received data to FIFO. Then, IDLE.</p>

INIT(3Fh) command is executed automatically when TRH031M-S is initializing system after reset. Therefore, this command does not execute by microprocessor. INIT(3Fh) command automatically stops after set time and becomes IDLE(00h) status.

IDLE(00h) command means idle status. Basically TRH031M-S is not executing any activities. However, this command can activate by microprocessor unlike INIT(3Fh). When IDLE(00h) command is activated by microprocessor, it means discontinuing of any command in action. For

example, when RECEIVE(16h) is being executed, writing IDLE(00h) to command register then TRH031M-S stops receiving and remains idle mode.

TRANSMIT(1Eh) command encodes FIFO stored data and after modulation, then transmits through TX1 and TX2 pins. When there is no data in FIFO, it does not transmit but remains in IDLE(00h) mode. TRANSMIT(1Eh) command sends no response command for test purpose at times.

RECEIVE(16h) command is a command to demodulate/decode response signal from antenna then stores in FIFO. This command also activates by microprocessor and used mainly for test purpose.

TRANCEIVE(1Eh) command executes TRANSMIT(1Ah) and RECEIVE(16h) commands continuously. TRANCEIVE(1Eh) command transmits data in FIFO after encoding/modulation and stores response signal after demodulation/decoding. All these actions are performed continuously, and when no response from tags, it remains in receiving mode thus using IDLE(00h) command to remain in idle status. Activating TRANCEIVE(1Eh) command when there is no data in FIFO, all protocols except ISO/IEC 15693 cannot execute commands, but for ISO/IEC 15693, after transmitting EOF signal then receive.

### 4.3 Transmit/Receive Status Check

Microprocessor checks transmission status by reading TRH031M-S register. Not only execution of transmit/receive status but also error occurrence and other status checks are possible. Microprocessor occasionally checks information on TRH031M-S transmit/receive status and determines next course of action.

Table 4-2 STATUS1 register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
STATUS1	0x03	0x01	0	ModemState			IRQ	ERR	HiAlert	LoAlert

Number	Name	Description
6-4	ModemState	000: Idle - ready status. 001: TxSOF - transmitting the SOF(Start of flame). 010: TxData - transmitting data of FIFO buffer. 011: TxEOF - transmitting the EOF(End of flame). 100: GoToRx - starting receive. 101: PrepareRx - waiting till selected period in the RXWAIT register is expired. 110: AwaitingRx - waiting for the receiving signal. 111: Receiving - receiving the signal.
3	IRQ	Displays interrupt occurrence. Set interrupt use by utilizing IEN register.
2	ERR	Showing an error state. When ERRFLAG register value is 0 then ERR value is 0.
1	HiAlert	When FIFO stored data size is above certain level then value become 1.
0	LoAlert	When FIFO stored data size is below certain level then value become 1.

STATUS1 register is a register confirming overall transmit/receive status. Also current executed transmit/receive process can be verified by *ModemState* of STATUS1 register. One transmit Frame is configured by SOF(Start of Frame), data and EOF(End of Flame) following ISO standard. Through *ModemState* flag of STATUS1 register, can verify which step of Frame is being transmitted by transmitter. Table 4-2 explains definition of *ModemState* value.

IRQ flag of STATUS1 (0x03) register obtain High value when interrupt occurs by IEN (0x06) register setting. When interrupt request completes, it automatically changes to Low value. IRQ flag of STATUS1 (0x03) register perform Active High irrelevant of IRQInv value of CONTROL (0x09) register.

ERR flag of STATUS1 (0x03) register becomes High value when any error occurs from ERRFLAG (0x0A) register. This flag as well as IRQ flag automatically clears when ERRFLAG (0x0A) register flags are cleared.

HiAlert and LoAlert flag are registers to check data size in FIFO. For detailed explanations please referred "6.3.3 FIFO buffer related functions".

Table 4-3 STATUS2 register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
STATUS2	0x05	0x00	TRunning	LockStatus	TerrFlag	TadFlag	RxLastBits			

Number	Name	Description
7	TRunning	When timer is running value is 1. When stopped value is 0.
6-5	LockStatus	During operating Tag-It protocol, LockStatus of Memory Block save in GetBlock Response.
4	TerrFlag	During operating Tag-It protocol, Saving ErrorFlag from tag response.
3	TadFlag	During operating Tag-It protocol, Saving Address Flag from tag response.
2-0	RxLastBits	When using ISO 14443A protocol, store valid bit quantity when Collision occurs.

STATUS2(0x05) register (same as STATUS1(0x03)) is a register to confirm activating status. STATUS2 register displays timer status. TRunning flag of STATUS2 register maintains High value even during timer counting.

RxLastBitflag of STATUS2 register indicates number of valid bits location of last byte received. For example, if conflict occurs in 6th bit after RECEIVE command, RxLastBits become 5 and valid bits become 5 bits. Every bits of last received byte are received normally, RxLastBits becomes 0. Please refer to "5.4 Anti-Collision".

LockStatus, TerrFlag, and TadFlag are flags to support TI (Texas Instruments) Tag-It protocol. In case of Tag-It protocol, tag response cannot be divided 8 bits evenly. Therefore, TRH031M-S from tag response stores LockStatus, TerrFlag, and TadFlag data not store by FIFO. LockStatus is Lock Status per specification and TerrFlag is Error Flag. Lastly, TadFlag is Address Flag.

## 4.4 Control

CONTROL (0x09) register is a register to execute various functions. *PowerDown* of CONTROL (0x09) register leads TRH031M-S to Stand-by mode using software. During power down mode, TRH031M-S cannot execute transmit/receiving but power consumption is minimized. (For detailed explanations, please refer to 9.3.2)

*TStopNow* and *TStartNow* flag are used to execute timer. When writing 1 to *TStartNow* flag, timer begins counting, and when writing 1 to *TStopNow* flag, timer counting stops. (For detailed explanations, please refer to 10.3)

*FlushFIFO* function is to delete data remaining in FIFO buffer. When tag is not responding, noise can be a cause. Sometimes noise can be recognized as data and stored in FIFO. When transmit/receiving without deleting FIFO data, incorrect data caused by noise can be transmitted. Therefore, before storing transmitted data to FIFO, use *FlushFIFO* to delete all FIFO data and store data to be transmitted.

In *PowerDown*, when set as value 1, the value stays the same. However, *FlushFIFO*, *TStopNow* and *TStartNow* commands clear to 0 automatically.

Table 4-4 CONTROL register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
CONTROL	0x09	0x00	Irqp <sub>pin_inv</sub>	0	0	PowerDown	0	TStopNow	TStartNow	FlushFIFO

Number	Name	Description
7	Irqp <sub>pin_inv</sub>	Set Polarity of IRQ pin. 0: Active High (1 when interrupt occurs) 1: Active Low (0 when interrupt occurs)
4	PowerDown	Setting value to 1, internal power consumption is minimized and remains waiting mode.
2	TStopNow	Setting this value to 1 will initiate timer count. This value automatically changes to 0.
1	TStartNow	Setting this value to 1 will stop timer. This value automatically changes to 0.
0	FlushFIFO	Delete all FIFO stored data. This value automatically changes to 0.

## 4.5 Error Check

ERRFLAG (0x0A) register is a register to check error during transmit/receiving. If FIFO buffer data is full than *FIFOvfl* flag changes to value 1. When *FIFOvfl* occurs, using *FlushFIFO* eliminates FIFO buffer data and *FIFOvfl* error clears automatically. *CRCErr* displays CRC error during transmission, and *ParityErr* displays parity error for ISO14443 type A. These two value update automatically when Transceive command restart. *CollErr* flag sets when Collision error occurs. *CollErr* also as *ParityErr* and *CRCErr* automatically updates when command start. (For detailed information on Collision, please refer to "5.4 Anti-Collision", and detailed information on *ParityErr* and *CRCErr*, please refer to "7.2 signal integrity").

Table 4-5 ERRFLAG register

Name	Address	Reset	Value							
ERRFLAG	0x0A	0x00	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			0	0	0	FIFOvfl	CRCErr	0	ParityErr	CollErr

Number	Name	Description
4	FIFOvfl	When FIFO data is overflow then value is 1.
3	CRCErr	When CRC Check error occurs then value is 1.
1	ParityErr	When Parity Check error occurs then value is 1.
0	CollErr	When Collision occurs then value is 1.

# Chapter 5 Protocol

## 5.1 Introduction

This chapter explains protocols (ISO/IEC 14443 A/B, ISO15693, Tag-It) and use methods supported by TRH031M-S. Changing protocols are done by changing registers related to protocols.

## 5.2 Transmit Data Format Select

To choose a protocol, user must select Transmit data format. Format implies Encoding method and Framing method and do not include Analog Modulation. TRH031M-S supports total 4 types of protocol and for ISO15693, 2 Encoding methods are available. Therefore, user can select up to 5 formats.

Table 5-1 CODCONTROL register

Name	Address	Reset	Value							
CODCONTROL	0x14	0x01	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			0	0	0	0	TI_Addr	TxCoding		


Number	Name	Description
3	TI_Addr	Used to select Address mode type during Tag-It protocol Request command.
2-0	TxCoding	Set TX Encoding method. 000: Set coder to ISO 14443 B type mode. 001: Set coder to ISO 14443 A Type mode. 010: Set coder to Tag-It Protocol mode. 110: Set coder to ISO 15693 standard mode ( 1 out of 256 coding ). 111: Set coder to ISO 15693 standard mode ( 1 out of 4 coding).



*TxCoding* flag of CODCONT (0x14) register is a flag to select Transmit data format. Below table is transmitting data format based on *TxCoding* value. *TI\_Addr* flag is used to store Address Flag value to be transmitted from Tag-It protocol.

Table 5-2 Transmit data format by *TxCoding* value

<b>TxCoding</b>	<b>Standard</b>	<b>Format</b>
<b>000</b>	ISO 14443B	NRZ
<b>001</b>	ISO 14443A	Modified Miller
<b>010</b>	Tag-It	Pulse Width Modulation
<b>110</b>	ISO 15693 (1 out of 256 coding)	Pulse Position Modulation
<b>111</b>	ISO 15693 (1out of 4 coding)	Pulse Position Modulation



Picture 5-1 Encoding method by protocol

Picture 5-1 displays Encoding method by protocol. ISO 14443A type (Picture 5-1(a)) encode by Modified Miller form and two data formats to display 0. ISO 14443B type (Picture 5-1(b)) is the most standard encoding method, NRZ coding. ISO 15693 two forms of PPM (Pulse Position Modulation) method to indicate data. Picture 5-1(c) and picture 5-1(d) display two Encoding method for ISO 15693. PPM format is a method of data value to tabularize as pulse location. Reader can select either one of these two formats, and tag responds by both data format. Tag-It protocol use PWM (Pulse Width Modulation) method. PWM method distinguishes data by pulse length.

### 5.3 Receiver Data Format Select

Receiver data format is determined by registers same as Transmit data. *RxFraming* flag of DECODCONTROL(0x1A) register performs this activity. Table 5-3 displays Receiver data format by *RxFraming* value.


Table 5-3 DECODCONTROL register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
DECODCONTROL	0x1A	0x08	0	0	ZrAfColl	RxFraming			0	0

Number	Name	Description
5	ZrAfColl	Store received data after Collision as 0.
4-2	RxFraming	000: Set decoder to Tag-It Protocol mode. 01x: Set decoder to ISO 14443 A Type mode. 10x: Set decoder to ISO 15693 mode. 11x: Set decoder to ISO 14443 B Type mode.

Picture 5-2 displays Receiver data format by protocol. All protocols use sub-carrier, and they use Manchester coding method except ISO 14443B type. ISO 14443A type and ISO 14443B type use 847 KHz subcarrier, and ISO 14443B type use BPSK modulation. BPSK modulation is a method changing phase 180° when data is changed. ISO 15693 use same format with ISO 14443A type, and subcarrier speed is half of ISO 14443A, 423 KHz. For Tag-it, change subcarrier speed to tabularize data. For data 1, subcarrier changes from 484 KHz to 423 KHz, and for data 0, changes from 423 KHz to 484 KHz conversely.

*ZrAfColl* flag of DECODCONTROL(0x1A) register used only by ISO 14443A type. When *ZrAfColl* flag is set to 1, after Collision error received data is saved in FIFO as 0. This function simplifies use of ISO14443A Anti-Collision.



Picture 5-2 Receiver data format by protocol

### 5.3.1 Receive Delay Time

RXWAIT(0x21) register is a register to set the delay time between begin receiving after Transmit ends. Using RXWAIT(0x21) can block noise after Transmit. However, if delay time is set too long than may not able to receive response from tag thus set the proper value through testing. Delay time is a value *RxWait* multiplied by  $128/f_c$ .

Table 5-4 RXWAIT register

Name	Address	Reset	Value							
RXWAIT	0x21	0x06	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			RxWait							


Number	Name	Description
5-0	RxWait	Setting the interval time after transmission before receiving.

### 5.3.2 Bit Level Receiving

Collision occurrence from tag during data receiving or if less than 1 byte data is received, to display the number of normal received bits from last received bytes, *RxLastBits* of STATUS2 register is used. *RxLastBits* are in 3 bits, and value are 0 when all bytes are Received normally.

## 5.4 Anti-Collision

If multiple tags are in RF field, all tags respond at same time, and tag signals are mixed in RF field making it difficult to distinguish data. Therefore, reader must read tags in RF field sequentially. In order to avoid tag collision, anti-collision algorithm is used. For ISO 14443B and ISO 15693 tag collision detection is required for anti-collision to function. However, ISO 14443A requires hardware detection of collision location and collision occurrence to activate anti-collision function. TRH031M-S has ability to detect collision and its location when collision occurs.



Picture 5-3 Collision Detection

### 5.4.1 Collision Detection

Picture 5-3 displays how TRH031M-S detects collision. Tag A and tag B have different value from 4<sup>th</sup> bit. When tag A and tag B have different value (as seen on picture 5-3), receiver cannot determine whether Received data is 0 or 1. When TRH031M-S receives a signal undetermined whether 0 or 1 (Seen as picture 6-3), location is stored at *CollPos* flag of COLLPOS(0x0B) register and set to 1 on *CollErr* flag of ERRFLAG(0x0A) register thus microprocessor can accomplish anti-collision functions. Parity bit is excluded from *CollPos* calculation.

Table 5-5 COLLPOS register

Name	Address	Reset	Value							
COLLPOS	0x0B	0x00	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			CollPos							

Number	Name	Description
7-0	CollPos	Indicate a position where first collision occurred.

When collision is detected *ZrAfColl* is set and all data after first collision are stored in FIFO as 0. This type of data processing is very convenient to develop software to handle anti-collision meeting ISO standard.


(a) Tag UID (Hexadecimal)

Tag 1 UID	74	5B	36	40	59
Tag 2 UID	74	07	AE	48	95

(b) Tag UID (Binary)

0111	0100	0101	1011	0011	0110	•	•	•
0111	0100	0000	0111	1010	1110	•	•	•

(c) Tag UID (Received Data)



Picture 5-4 Register value during collision occurrence

Above picture 5-4 displays an example of two tags collision. Picture 5-4(a) is UID of two tags. First byte has same value of 74 but from second byte each value of 5B and 07 are given. Picture 5-4 (b) is tabularized UID in binary numbers. Picture 5-4(c) displays actual receiving steps. For ISO 14443A, LSB is received first and steps as picture 5-4(c) occurs. When TRH031M-S terminates receiving, collision occurs in 11<sup>th</sup> Receiver bit, therefore, *CollPos* flag value becomes B and *RxLastBits* value becomes 0.

If *ZrAfColl* is set as 1, 2<sup>nd</sup> byte is stored to FIFO as 03h and lower level 3 bytes are stored as 00h. If *ZrAfColl* is set to 0, data value after Collision becomes unpredictable value different from original UID.

### 5.5 Bit Level data Transmit/Receive


Table 5-6 BITFRAME register

Name	Address	Reset	Value							
BITFRAME	0x0F	0x00	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			RxAlign			TMaskFlag		TxLastBits		


Number	Name	Description
6-0	RxAlign	Align bit for received data.
3	TMaskFlag	Used for Tag-It protocol. From SID Request command it is used when using Mask Bit and Mask Length value is stored in TxLastBits, then, selected Mask value from data stored in FIFO and transmitted to Tag-It tag.
2-0	TxLastBits	Use when transmitting less than a byte. TxLastBits is a bit value for data to be transmitted.

TRH031M-S can Transmit/Receive data by bit level. For bit level Transmit, *TxLastBits* flag of BITFRAME(0x0F) register is used and for bit level receiving *RxAlign* flag is used.


(a) FIFO Data (Hexadecimal)



(b) FIFO Data (Binary)



(c) Transmit Data (When *TxLastBits* = 3)



Picture 5-5 Bit Level Transmit

Above picture 5-5 displays bit level Transmit. If FIFO stored data is same as picture 5-5(a), data is tabularized in binary numbers as seen in picture 5-5(b). If *TxLastBits* is set to 3 and Transmit command carries out, then first byte 74 is all transmitted and second data 03 is transmitted up to 3 bits.

**(a) Received Data (Binary)**

1	2	3	4	5	6	7	8	9	A	B	C	D
1	1	0	1	0	0	1	1	0	1	1	0	0

**(b) FIFO Data (When *RxAlign* = 3)**

0	0	0	1	1	0	1	0	0	0	1	1	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---

Start of Reception

**(c) FIFO Data (Hexadecimal)**

FIFO	58	36
------	----	----

Picture 5-6 Bit Level Receive

Picture 5-6 displays bit level Receiver steps. When Receiver data (On picture 5-6(a)) *RxAlign* value is set to 3, data is stored in FIFO as picture 5-6 (b) beginning 4<sup>th</sup> bit. Picture 5-6(c) displays hexadecimal data stored in FIFO.



## 5.6 Protocol

This section describes each protocol and related register functions.

### 5.6.1 ISO/IEC 14443A Protocol

#### Setting Decoding Method

Decoding function improvement setting is possible with ISO 14443A type. 3ALogics highly recommends this function since there are many advantages with virtually no disadvantage. To use this function, *ADcdMd* flag of RXCONTROL2(0x1E) register must be set to 1.

Table 5-7 RXCONTROL2 register

Name	Address	Reset	Value								
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit	
RXCONTROL2	0x1E	0x01	ADcdMd	0	0	0	0	0	0	Dcdsrc	1

Number	Name	Description
7	ADcdMd	Set ISO 14443A decoding method.
1	Dcdsrc	Use to define input signal of receiver decoder logic. 0: Use response signal from card as input. 1: Use signal through TESTIN pin as input.

*Dcdsrc* flag of RXCONTROL2(0x1E) register is a flag to determine which signal to decode. When *Dcdsrc* is 0, signal from receiver is decoded and when it is 1, signal from TESTIN pin is decoded. Signal received from TESTIN pin is decoding function testing purpose and typically is set to 0 when used for transmit/receive purpose.


Modulation Width Changes

ISO 14443A type protocol communication from reader to tag utilize 100% ASK Modulation and Modified Miller coding method. Modified Miller tabularize data value by pulse location, and TRH031M-S allows functionality to adjust pulse width. *ModWidth* flag of MODWIDTH(0x15) register is used for 14443A type pulse width adjustment in transmit signal. *ModWidth* unit is  $128/f_c$ .

Table 5-8 MODWIDTH register

Name	Address	Reset	Value							
MODWIDTH	0x15	0x10	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			0	0	ModWidth					

Number	Name	Description
5-0	ModWidth	<p>Set 100% modulation width for ISO14443A.</p> $T_{mod} = 2(\text{ModWidth\_Dec}+1) \times (1/f_c)$ <p>EX) <math>1/f_c = 1/13.56\text{MHz} = 73.7\text{nsec}</math>            ModWidth_Hex = 10 → ModWidth_Dec = 16            **MODWIDTH(0x15) = 0x10 ,  <math>T_{mod} = 2(16+1) \times 73.7\text{n} = 2.5\text{usec}</math></p>



Picture 5-7 Modulation Width

### 5.6.2 ISO/IEC 14443B Protocol

#### ISO/IEC 14443B Type Frame Setting


TRH031M-S contains functionality for frame adjustment using 14443B type protocol. Using ISO 14443B type, from frame SOF, EOF and EGT length are predetermined. Through BFRAMING (0x17) register user can adjust values within specification.

Table 5-9 BFRAMING register


Name	Address	Reset	Value							
<b>BFRAMING</b>	0x17	0x00	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			0	0	EOFWidth	CharSpacing			SOFWidth	

Number	Name	Description
<b>5</b>	EOFWidth	0: Set the EOF to length of 10 ETU. 1: Set the EOF to length of 11 ETU.
<b>4-2</b>	CharSpacing	Set EGT width. Set in 128 / fc multiples.
<b>1-0</b>	SOFWidth	00: Set the SOF to length of 10 ETU Low 2 ETU High. 01: Set the SOF to length of 10 ETU Low 3 ETU High. 10: Set the SOF to length of 11 ETU Low 2 ETU High. 11: Set the SOF to length of 11 ETU Low 3 ETU High.


(a) Frame format



(b) SOF




(c) EOF



Picture 5-8 displays SOF and EOF used in ISO 14443B type. Picture 5-8(a) is frame architecture of ISO 14443B type. Frame begins with SOF and ends with EOF, and characters are located in between. Picture 5-8(b) displays form of SOF. SOF is a signal with low section length is 10~11etu and high section length is 2~3etu. This value can be adjusted through *SOFWidth* flag. Picture 5-8(c) displays EOF signal. EOF length is 10~11etu and can be adjusted using *EOFWidth* flag.

Picture 5-8 SOF and EOF length

Character Format



Picture 5-9 EGT length

Picture 5-9 explains EGT(extra guard time). Same as picture 5-8, character comprise of start bit and stop bit with total of 8 binary data. Delay time between two characters is called EGT. From specification EGT value is 0~57us when transmitting and 0~19us when receiving. User can adjust EGT length by 128/fc using *CharSpacing* flag of BFRAMING(0x17) register.

# Chapter6 FIFO Buffer

## 6.1 Introduction

TRH031M-S has 128-Byte FIFO buffer. This FIFO buffer stores data temporarily while data transfer between microprocessor and TRH031M-S. When microprocessor sends receive command, data is written to FIFO buffer, and if transmit command is sent then received data is stored in FIFO. FIFO related functions, same as other TRH031M-S functions, are executed through register.

## 6.2 FIFO Buffer Data Input/Output

FIFO buffer input/output is accomplished using FIFODATA(0x02) register. Microprocessor write to FIFODATA(0x02) register the data to be transmitted and read data received through FIFODATA(0x02) register. FIFODATA(0x02) register outputs first data stored in FIFO. Again, FIFODATA(0x02) register read data sequentially based on first in first out basis.

Table 6-1 FIFODATA register

Name	Address	Reset	Value							
FIFODATA	0x02	0xXX	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			FIFOData							

Number	Name	Description
7-0	FIFOData	FIFO buffer input/output register

*FIFOLength* flag of FIFOLENGTH(0x04) register is a register expressing FIFO buffer stored data in byte level. *FIFOLength* flag comprises of 7 bits to express up to 128 bytes.

Table 6-2 FIFOLENGTH register

Name	Address	Reset	Value								
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit	
FIFOLENGTH	0x04	0x00	0	FIFOLength							

Number	Name	Description
6-0	FIFOLength	Show the number of bytes stored in the FIFO buffer.

## 6.3 FIFO Buffer Related Functions

### 6.3.1 FIFO Buffer Data Deletion

FIFO buffer data can be deleted by *FlushFIFO* flag of CONTROL(0x09) register. Finally FIFOLENGTH(0x04) becomes 0 and FIFO can store up to 128 bytes. *FlushFIFO* command allows inaccurate data deletion due to noise before transmit/receive function.

### 6.3.2 FIFO Buffer Error

When data is full in FIFO buffer, error occurs and sets *FIFOovfl* of ERRFLAG(0x0A) register to 1. *FIFOovfl* error can be cleared using *FlushFIFO* command.

### 6.3.3 FIFO Buffer caused Interrupt


There can be interrupts due to TRH031M-S FIFO buffer stored data quantity, and these interrupts occurs by *WaterLevel* flag of FIFOLEVEL(0x29) register value.

Table 6-3 FIFOLEVEL register

Name	Address	Reset	Value							
FIFOLEVEL	0x29	0x08	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			0	0	WaterLevel					

Number	Name	Description
5-0	WaterLevel	Set HiAlert and LoAlert alert level. HiAlert occurs when FIFO available space is below WaterLevel. LoAlert occurs when FIFO stored data quantity is below WaterLevel.

WaterLevel = 4



Picture 6-1 WaterLevel value interrupts

Picture 6-1 displays FIFO buffer stored data quantity and interrupt occurrence due to *WaterLevel* value. Total of 128 bytes can be stored in FIFO. *LoAlert* interrupt occurs when FIFO data is less than *WaterLevel* specified value and *HiAlert* interrupt occurs when less space is available in FIFO then *WaterLevel* specified value. Other occasions, interrupt do not occur.

# Chapter7 Signal Integrity

## 7.1 Introduction

Wireless communication has number of insecure elements. Electromagnetic waves from other peripherals, natural environment changes and other elements impact communication error. Therefore, all protocols contain methods to detect error, and TRH031M-S provides error correction methods by hardware.

## 7.2 Signal Integrity Setting Method

Table 7-1 Signal integrity check method by Protocol and its register setting method

Protocol Type	Redundancy Check Method	CRCB Flag	ParityOdd Flag	ParityEn Flag
<b>ISO 14443A</b>	16-bit CRC (ISO 14443A), Odd Parity	0	1	1
<b>ISO 14443B</b>	16-bit CRC (ISO/IEC3309)	1	0	0
<b>ISO 15693</b>	16-bit CRC (ISO/IEC3309)	1	0	0
<b>Tag-It</b>	16-bit CRC (ISO/IEC3309)	1	0	0

Table 7-1 tabularizes signal integrity checking method by protocol and its register setting methods. *CRCB* flag of register REDUNDANCY(0x22) is a flag to activate CRC method. *ParityEn* is a flag to determine parity check use. *ParityOdd* flag determines to use Odd parity or Even Parity. As seen on above table, all protocols except ISO 14443A type do not use parity error check method and also CRC type use different format for ISO 14443A type.



Table 7-2 REDUNDANCY register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
REDUNDANCY	0x22	0x03	0	CRCWr	CRCB	0	RxCRCEn	TxCRCEn	ParityOdd	ParityEn

Number	Name	Description
6	CRCWr	Store received CRC value on FIFO.
5	CRCB	Setting CRC calculation type. 0: ISO 14443A Type 1: ISO/IEC3309 (ISO14443B Type and ISO 15693)
3	RxCRCEn	Processing CRC calculation for received data.
2	TxCRCEn	Adding CRC calculation for transmission data.
1	ParityOdd	Setting Parity calculation. 14443 A-type only. 0: Even Parity 1: Odd Parity
0	ParityEn	Setting parity error detecting code. 14443 A-type only.

*CRCWr* flag of REDUNDANCY(0x22) register writes received CRC value to FIFO buffer. When *CRCWr* is set to 1, microprocessor reads CRC value from FIFO and calculates CRC value in software level to confirm signal integrity.

*RxCRCEn* and *TxCRCEn* are flags to determine to use CRC during Transmit/Receive. When *TxCRCEn* is set to 1, CRC is sent with transmit data, and when *RxCRCEn* is set to 1 then data is received and calculates CRC for signal integrity. ISO 14443A may not use CRC based on command type, thus, user should confirm CRC use and may need to set *RxCRCEn* and *TxCRCEn*.

Table 7-3 CRCPRESETLSB register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
CRCPRESETLSB	0x23	0x63	CRCPresetLSB							

Number	Name	Description
7-0	CRCPresetLSB	Store CRC preset value LSB 8bit.

Table 7-4 CRCPRESETMSB register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
CRCPRESETMSB	0x24	0x63	CRCResetMSB							

Number	Name	Description
7-0	CRCResetMSB	Store CRC preset value MSB 8bit.

CRCPRESETLSB(0x23) and CRCPRESETMSB(0x24) register are registers determining initial value of CRC calculation. CRC preset value are 8 bits each through 2 registers since 16-bit CRC is used. This register can change by microprocessor. Therefore, user can set CRC operation initial value.

Table 7-5 CRCRESULTLSB register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
CRCRESULTLSB	0x0D	0xFF	CRCResultLSB							

Number	Name	Description
7-0	CRCResultLSB	Store CRC calculation result LSB 8bit.

Table 7-6 CRCRESULTMSB register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
CRCRESULTMSB	0x0E	0xFF	CRCResultMSB							

Number	Name	Description
7-0	CRCResultMSB	Store CRC calculation result MSB 8bit.

CRCRESULTLSB(0x0D) and CRCRESULTMSB(0x0E) register are registers to store CRC calculation result. *CRCError* flag of ERRFLAG(0x0A) register can be confirmed by microprocessor. Also microprocessor uses *CRCResultLSB* and *CRCResultMSB* to confirm error occurrence.

# Chapter8 Interrupt

## 8.1 Introduction

TRH031M-S supports various types of interrupt. Using interrupt benefits for microprocessor to control TRH031M-S. First, processing speed enhancement can be expected and second, efficiency in microprocessor calculation. If microprocessor controls more than 2 devices, benefits of interrupt enhance. TRH031M-S supports total of 6 interrupts and user can select choose to use any interrupt.

## 8.2 Interrupt Use Method

Table 8-1 IEN register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
IEN	0x06	0x00	SetIEn	0	TimerIEn	TxIEn	RxIEn	IdleIEn	HiAlertIEn	LoAlertIEn

Number	Name	Description
7	SetIEn	0: Clear Bit. From 0~5, set marked bit as 0. 1: Set Bit. 0~5 set marked bit as 1.
5	TimerIEn	0: Not transfer TimerIRq interrupt signal to IRQ pin 1: Transfer TimerIRq interrupt signal to IRQ pin.
4	TxIEn	0: Not transfer TxIRq interrupt signal to IRQ pin. 1: Transfer TxIRq interrupt signal to IRQ pin.
3	RxIEn	0: Not transfer RxIRq interrupt signal to IRQ pin. 1: Transfer RxIRq interrupt signal to IRQ pin.
2	IdleIEn	0: Not transfer IdleIRq interrupt signal to IRQ pin. 1: Transfer IdleIRq interrupt signal to IRQ pin.
1	HiAlertIEn	0: Not transfer HiAlertIRq signal to IRQ pin. 1: Transfer HiAlertIRq signal to IRQ pin.
0	LoAlertIEn	0: Not transfer LoAlertIRq interrupt signal to IRQ pin. 1: Transfer LoAlertIRq interrupt signal to IRQ pin.

TRH031M-S alerts microprocessor through IRQ pin when interrupt occurs in IEN(0x06) register setting. Therefore, user must select interrupts to be used set in IEN(0x06) register.

Microprocessor through IRQ pin is alerted of interrupt occurrence but to know which interrupt must confirm by reading from IRQ(0x07) register. When microprocessor set the interrupt in IEN(0x06) and verify interrupt occurrence through IRQ pin, microprocessor read IRQ(0x07)register. IRQ(0x07)register is automatically set to 1 when interrupt occurs but maintains the value until microprocessor change the value to 0. When multiple interrupt occur, if not microprocessor initialize interrupt to 0, despite additional interrupt occurrence IRQ pin has no impact thus microprocessor is not aware of interrupt occurrence. Therefore, interrupt request is recommended to re-initialize after occurrence. Occurred interrupt request is modified in IRQ(0x07)register and other values to be maintained as previous value, IEN(0x06)register and IRQ(0x07)register have different read/write methods than other registers.

IEN(0x06) and IRQ(0x07) registers are changeable by bit level. Basically user can change specific bit value and keep others as is. This function is useful when initializing single interrupt.

Table 8-2 IRQ register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
IRQ	0x07	0x00	SetIRq	0	TimerIRq	TxIRq	RxIRq	IdleIRq	HiAlertIRq	LoAlertIRq

Number	Name	Description
7	SetIRq	0: Clear Bit. From 0~5, set marked bit as 0. 1: Set Bit. 0~5 set marked bit as 1.
5	TimerIRq	0: TIMERVALUE register is not '0'. 1: TIMERVALUE register is '0'.
4	TxIRq	0: FIFO data not transmitted. 1: FIFO data transmitted.
3	RxIRq	0: Receiving not complete. 1: Receiving complete.
2	IdleIRq	0: Not in Idle mode. 1: Command execution complete and remains in Idle mode.
1	HiAlertIRq	0: FIFO available space is more than WaterLevel. 1: FIFO available space is less than WaterLevel.
0	LoAlertIRq	0: FIFO data is more than WaterLevel. 1: FIFO data is less than WaterLevel.

	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
<b>(a) Bit Setting</b>								
Register Value (before Write)	0	0	0	0	1	0	0	1
Write Data (0x9C)	1	0	0	1	1	1	0	0
Register Value (After Write)	0	0	0	1	1	1	0	1
<b>(b) Bit Clear</b>								
Register Value (before Write)	0	0	0	0	1	0	0	1
Write Data (0x1C)	0	0	0	1	1	1	0	0
Register Value (After Write)	0	0	0	0	0	0	0	1

Picture 8-1 IEN and IRQ register setting method

Above picture 8-1 displays IEN(0x06) register and IRQ(0x07) register setting method. Picture 8-1(a) displays register setting of bit value 1, and picture 8-1(b) displays register bit setting of 0. From picture 8-1 (a) and (b) if first byte data is previous data before written, 2<sup>nd</sup> byte is IEN(0x06) or IRQ(0x07) written data. Lastly 3<sup>rd</sup> byte changed value after it is written. As seen on picture 8-1, when setting IEN(0x06) or IRQ(0x07) register as either 1 or 0 is determined by MSB then only bit 1 is changed and other bits maintains previous value.

CONTROL (0x09) register 7-bit is a register to set polarity of interrupt. When *IRQInv* is set to 1, IRQ pin maintains the value 1 during idle and changes to 0 when interrupt occurs. When *IRQInv* is set to 0, conversely IRQ pin maintains 0 value during idle mode and changes to 1 during interrupt occurrence.

# Chapter9 Power Management

## 9.1 Introduction

TRH031M-S provide power down mode to minimize power consumption. User can minimize power consumption during reader chip idle mode using power down mode.

## 9.2 Power down Mode Effect

When power down mode is executed, TRH031M-S stops all devices consuming power and maintain idle until wake-up. Below table displays pin status during power down mode. For optimum performance of power down mode entry pin must assign different value other than high-Z. .

Table 9-1 Pin assignment in power down mode

Symbol	I/O	Description
XIN	I	Oscillator disabled
IRQ	O	Output High
TX1	O	Output Low
TX2	O	Output Low
CSB, WRB, RDB	I	Input
DATA7 – DATA0	I	Input
PALE, TESTIN	I	Input
ADDR2, ADDR1, ADDR0	I	Input
TESTOUT, TEST2O	O	Output Low
RX	I	Input
VMID	I	Input
XOUT	O	Oscillator disabled
RST	I	Input (High)

## 9.3 Powerdown Mode Directions

### 9.3.1 Hardware PowerDown Mode

Hardware power down mode is a method to minimize power consumption using TRH031M-S RST pin. TRH031M-S activates power down mode when RST pin is 1. During power down mode, TRH031M-S internal main clock does not oscillate and needs some time after RST is given low value and to re-activate. It's because stopped oscillation to resume clock and to stabilize requires a certain time. This required time is less than 500us.

### 9.3.2 Software PowerDown Mode

Software power down mode activates when CONTROL(0x09) register sets as *PowerDown* flag to 1, and during software power down mode, all internal current consumption is minimized. This process is actually the same as hardware power down mode. In software power down mode, host interface remains in action mode to release from power down mode. Same as hardware power down mode, in software power down mode clock does not oscillate.

# Chapter10 Timer

## 10.1 Introduction

Microprocessor executes various timer operations. Using timer related registers, timer speed, timer control by event and timer interrupt occurrence are possible.

## 10.2 Timer Setting

Timer speed is determined by *TPreScaler* flag value of TIMERCLK(0x2A) register. Timer speed implies changes in speed of timer actual value. *TPreScaler* is divided into total of 5 bits. Timer speed is determined by 13.56MHz cycle. In below equation,  $T_{TimerClock}$  implies timer speed.

$$T_{TimerClock} = 2^{TPreScaler} \times 73.7ns = \frac{2^{TPreScaler}}{13.56MHz}$$

*TPreScaler* value can be set from 0 to 21, therefore, possible  $T_{Timerclock}$  value is from 74ns to 150ms.

Table 10-1 TIMERCLK register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
TIMERCLK	0x2A	0x07	0	0	TRestart	TPreScaler				

Number	Name	Description
5	TRestart	If this value is 1, timer count is completed to 0 then reload TReloadValue to automatically restart timer.
4-0	TPreScaler	Set timer count speed.



From TIMERCLK(0x2A) register, *TRestart* is a register to auto re-start timer automatically. If *TRestart* is already set, do not reduce the timer value to 0, and when timer value is 1, *TReloadValue* value is reloaded and begins re-counting.

TRH031M-S timer begins counting from designated value. User can set timer start value using *TReloadValue* flag of TRELOADVALUE(0x2C) register.

Table 10-2 TRELOADVALUE register

Name	Address	Reset	Value							
TRELOADVALUE	0x2C	0x0A	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			TReloadValue							

Number	Name	Description
7-0	TReloadValue	The timer loads this value, when it works.

From timer start event to timer to have specific timer value, can be obtained using below equation. *TReloadValue* implies timer start value, and *TimerValue* is current timer value.

$$T_{Timer} = T_{TimerClock} \times (T\ Re\ load\ Value - Timer\ Value)$$

Subsequently,  $T_{Timer}$  value is estimated from 74ns to 40s.

Table 10-3 TIMERVALUE register

Name	Address	Reset	Value							
TIMERVALUE	0x0C	0x05	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			TimerValue							

Number	Name	Description
7-0	TimerValue	Show the current value of the timer.

*TimerValue* flag of TIMERVALUE is a register to display current timer value. *TimerValue* flag comprises of 8 bits. *TimerValue* is made of total 8 bits thus timer can count from 0 to  $2^8$ .

### 10.3 Timer Function

Basically timer can start or stop using *TStartNow* and *TStopNow* flag of CONTROL(0x09) register. Setting *TStartNow* to 1, timer load *TReloadValue* value to *TimerValue* flag and begin counting as reducing *TimerValue* value by 1. When timer is counting, user sets *TStartNow* to 1. Then, timer stops and displays consumed time through *TimerValue* value.

Other than timer function through CONTROL(0x09) register to utilize timer for transmit/receive select TCONTROL (0x2B) register. TCONTROL(0x2B) register controls timer count, and it is used when transmit/receive begin or end. For example, if user wants to know the amount of time after transmit complete, *TStartTxEnd* of TCONTROL(0x2B) register set to 1.

Table 10-4 TCONTROL register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
TCONTROL	0x2B	0x06	0	0	0	0	TStopRxEnd	TStopRxBe	TStartTxEnd	TStartTxBe

Number	Name	Description
3	TStopRxEnd	When finished data receiving, timer end.
2	TStopRxBe	When starting data receiving, timer start.
1	TStartTxEnd	When finished data sending, timer end.
0	TStartTxBe	When starting data sending, timer start.

*TStopRxEnd* is a flag to stop timer after transmit completion, and *TStopRxBe* is a flag to start timer when receiver begins. *TRunning* flag of *SecondaryStatus* register displays current timer status.

When start event begins, timer begins to count and *TRunning* flag becomes 1. Also when end event begins, timer stops counting and *TRunning* flag returns to 0.


Timer is set to create interrupt. *TimerIrq* flag of IRQ register is an interrupt request when timer value becomes 0.

# Chapter11 Analog

## 11.1 Transmitter

Analog transmitter comprise of control block, ASK Modulator and driver. Transmitter transmits modulated 13.56MHz carrier frequency simultaneously controls TX1 and TX2 pin output signals.

## 11.2 Transmitter Structure



Picture 11-1 Transmitter Structure

Picture 11-1 displays transmitter configuration. TRH031M-S use two transmitter drivers for antenna signal efficiency.

## 11.3 Transmitter Function

Transmitter setting can be divided into signal type selection and output power selection. Next chapter explains transmitter setting method.

### 11.3.1 TX1 and TX2 Function Setting

Transmitter transmit TX\_I (Transferred digital signal for modulation) modulated 13.56MHz carrier signal through TX1 and TX2. Also output signal from TX1 and TX2 for filtering and matching activate antenna through few external elements. TX1 and TX2 output signal can be set in various format through TXCONTROL(0x11) register.

Table 11-1 TXCONTROL register

Name	Address	Reset	Value							
TXCONTROL	0x11	0x58	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			TxPwDn	ModulatorSource	F100ASK	TX2Inv	TX2Cw	TX2RFEn	TX1RFEn	

Number	Name	Description
7	TxPwDn	Transmitter Power down signal
6-5	ModulatorSource	Select the modulator source 00: Constant Low 01: Constant High 10: Internal coder source 11: TESTIN pin source
4	F100ASK	0: ASK modulation depth is determined by ModConductance value. 1: Fix ASK modulation depth to 100%.
3	TX2Inv	0: TX2 pin and TX1 pin output carrier signals are inphase. 1: TX2 pin output carrier signal is 180° phase to TX1.
2	TX2Cw	0: TX2 pin and TX1 pin output signals are modulated. 1: TX2 pin output signal is not modulated.
1	TX2RFEn	0: TX2 pin not used. (Output Constant Low value) 1: TX2 pin used. (Output RF signal) **0x2D Register control in parallel
0	TX1RFEn	0: TX1 pin not used. (Output Constant Low value) 1: TX1 pin used. (Output RF signal) **0x2D Register control in parallel

Table 11-2 TX1 related settings

TX1RFEn	F100ASK	TX_I	Signal on TX1
0	X	X	LOW
1	0	0	13.56MHz carrier frequency modulated
		1	13.56MHz carrier frequency
1	1	0	LOW
		1	13.56MHz energy carrier

Table 11-2 displays *TX1RFEn* and *F100ASK* flag of TXCONTROL(0x11) register and TX1 output signal by TX\_I (Transferred digital signal for modulation). *TX1RFEn* flag of TXCONTROL(0x11) register is a flag for TX1 operation. Until *TX1RFEn* is set to 1, there is no output signal from TX1. When *TX1RFEn* set to 1, transmitter modulates TX\_I (Transferred digital signal for modulation) based on *F100ASK* value. When *F100ASK* is set to 1, 100% ASK modulation occurs and when *F100ASK* is set to 0, user can modify modulation index based on *ModConductance* value. (6 ~50% ASK)

Table 11-3 TX2 related settings

TX2RFEn	F100ASK	TX2Cw	TX2Inv	TX_I	Signal on TX2	
0	X	X	X	X	LOW	
1	0	0	0	0	13.56MHz carrier frequency modulated	
				1	13.56MHz carrier frequency	
			1	0	13.56MHz carrier frequency modulated, 180°phase shift relative to TX1	
				1	13.56MHz carrier frequency, 180°phase shift relative to TX1	
		1	0	X	13.56MHz carrier frequency	
			1	X	13.56MHz carrier frequency, 180°phase shift relative to TX1	
	1	1	0	0	0	LOW
					1	13.56MHz carrier frequency
				1	0	HIGH
					1	13.56MHz carrier frequency, 180°phase shift relative to TX1
			1	0	X	13.56MHz carrier frequency
				1	X	13.56MHz carrier frequency, 180°phase shift relative to TX1

Table 11-3 displays flag value of TXCONTROL(0x11) register and TX2 output signal by TX\_I (Transferred digital signal for modulation). TX2 as well as TX1 output signal only when TX2RFEn is set to 1 and select modulation method by F100ASK value.

However, TX2 has two additional setting compared to TX1. TX2Cw regardless of TX\_I (Transferred digital signal for modulation) signal to TX2 is a flag to output as same as when TX\_I value is 1. Lastly, TX2Inv is a flag to output TX1 and TX2 phase in 180° reverse.

### 11.3.2 TX1 and TX2 Output Power Setting

TX1 and TX2 output drivability change by conductance value. As conductance value rise, TX1 and TX2 output rise as well. TX1 and TX2 driver conductance use *CwConductance* of CWCONDUCTANCE(0x12) register and can be adjusted. ( $R_p$  : p-channel resistance)

Table 11-4 CWCONDUCTANCE register

Name	Address	Reset	Value							
CWCONDUCTANCE	0x12	0x3F	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			0	0	ExtraD	CwConductance				

Number	Name	Description
5	ExtraD	Extra Driver
4-0	CwConductance	This register value defines the output driver conductance of pins TX1 and TX2.

Table 11-5 TX1 and TX2 P-channel resistance

CwConductance	$R_p$ [Ohm]
0	$\infty$
1	17
2	8.5
4	4.25
8	2.12
16	1.06
32	3.19

Table 12-3 is a table to display TX1 and TX2 P-channel resistance. P-channel resistance is inverse to driver conductance. If *CwConductance* value is set to 3, P-channel resistance value becomes 5.7 with parallel calculated considering when *CwConductance* 1 value is 17 and when *CwConductance* 2 value is 8.5.

### 11.3.3 TX1 and TX2 Modulation Index Adjustment

If *F100ASK* is not set to 1, TX1 and TX2 modulation index is impacted by *ModConductance* of MODCONDUCTANCE (0x13) register value. The role of *ModConductance* is to adjust driver conductance when TX1 and TX2 process modulation and impacts ASK modulation index changes. ( $R_p$  : p-channel resistance)

Table 11-6 MODCONDUCTANCE register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
<b>MODCONDUCTANCE</b>	0x13	0x07	0	0	ModConductance					

Number	Name	Description
<b>5-0</b>	ModConductance	Determine Modulation Conductance value between TX1 pin and TX2 pin.

Table 11-7 TX1 and TX2 modulation P-channel resistance

ModConductance	$R_p$ [Ohm]
<b>0</b>	$\infty$
<b>1</b>	102
<b>2</b>	51
<b>4</b>	25.5
<b>8</b>	12.75
<b>16</b>	6.37
<b>32</b>	3.19

Table 11-7 is a table displaying TX1 and TX2 modulation P-channel resistance. Same as *CwConductance*, when two or more bits are set *ModConductance* also result in adding each  $R_p$  value in parallel. Changes in  $R_p$  change modulation index but it is impacted by  $R_p$  value and matching circuit simultaneously, therefore, there can be minor changes based on matching methods. Changes in modulation index due to *ModConductance* value change, please refer to "TRH03XM-S CookBook".


### 11.3.4 Recognition Distance and Power Consumption

Recognition distance and power consumption have proportional relationship. As transmitter power consumption increase recognition distance also increases. Therefore, there is a trade-off between Recognition distance and power consumption. User should consider this fact when designing.

## 11.4 Receiver

Receiver execute converting 13.56MHz tag signal through RX pin and sensing envelop to convert to digital signal. This process is called demodulation.

## 11.5 Receiver Structure



Picture 11-2 Receiver Structure

Receiver configuration is displayed in Picture 11-2. Receiver performs demodulation process through Envelop detector, VGA and Comparator. VMID informs to comparator signal distinction standard level.



## 11.6 Receiver Functions

Receiving process can be divided into various levels. Next sections will describe each role and possible settings.

### 11.6.1 Envelope Detector

Envelop detection is a level to delete carrier from received signal and output envelop changes. TRH031M-S suggest PMOS diode structure for more stable data receiving.

### 11.6.2 Offset Collection

In this level, Offset collection for more clear and ideal DC biasing. To find this DC bias point, standard methods such as Pass Filtering and AC coupling were used.

### 11.6.3 Variable Gain Amplifier: VGA

Demodulated signals are amplified for improved performance. VGA Gain can be controlled using *VGAGain* flag of RXCONTROL1(0x19) register. Table 11-9 displays VGA Gain based on *VGAGain* flag value.

Table 11-8 RXCONTROL1 register

Name	Address	Reset	Value							
RXCONTROL1	0x19	0x02	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			RxPwdn	VmidPwdn	RxFORCE	0	0	VGAGain		

Number	Name	Description
7	RxPwdn	Receiver Power down
6	VmidPwdn	Vmid Power down, Connects Vmid to AVDD
5	RxFORCE	Receiver data Enable signal
2-0	VGAGain	Adjust RX amp gain. This value can be changed by protocol type and working environment.

Table 11-9 Gain value by VGA Gain setting

VGAGain	Gain [dB] (Simulation Results)
0	27.6
1	33.62
2	37.14
3	39.64
MSB: high → +6dB	
EX) VGAGain[2:0] : 111 → 39.64 + 6 = 45.64dB	


### 11.6.4 Comparator

Comparator is a last step to convert output signal through envelop detector and VGA to digital signal. If comparator (As seen on picture 11-3 (a)) transforms very fast at certain threshold point, inaccurate signals will output in noise environment. In this type of situation, comparator transformation characteristics should be modified. Thus, TRH031M-S allows hysteresis range (Picture 12-3(b)) in comparator. Hysteresis range can be modified by *HYR* of RXTHRESHOLD(0x1C) register.

Table 11-10 RXTHRESHOLD register

Name	Address	Reset	Value							
RXTHRESHOLD	0x1C	0x10	7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
			0	0	0	0	0	0	0	HYR

Number	Name	Description
1-0	HYR	Set Hysteresis Range. ** After 0x36 Register AAh setting



Picture 11-3 (a) Ordinary comparator noise impact (b) Hysteresis added comparator noise impact

Table 11-11 Hysteresis range of comparator based on HYR value

Hysteresis Range Control	Hysteresis ranges/ $V_{TRP\pm}$ [mV] (Simulation Results)
0	53
1	72
2	90
3	108

Table 11-11 displays hysteresis range based on *HYR* flag value. As seen on above table, hysteresis range of comparator can be modified from 53mV to 108mV.

# Chapter12 Receiver Calibration

TRH031M-S are internal calibration for maximum optimized operation. TRH031M-S offers calibration function for optimized performance by reader configuration and environment, card type and location.

Calibration is useful since various antenna size, type and reader system environment impact card reading and detection performance negatively. It is mainly due to TRH031M-S internal RF/Analog circuit reference point is impacted by this environment, and calibration allows optimized performance despite changes in reader system environment. Thus calibration allows TRH031M-S to perform at its maximum wherever possible.

Table 12-1 DETECTCTRL Register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
DETECTCTRL	0x2D	0x03	0	0	0	0	SelCalClk		DTCTX2En	DTCTX1En

Number	Name	Description
3-2	SelCalClk	Set Calibration operation time, 0 setting
1	DTCTX2En	1: TX2 RF Carrier On (at Calibration operating) 0: TX2 RF Carrier OFF (at Calibration operating) TX2 Port enable : 1 setting
0	DTCTX1En	1: TX1 RF Carrier On (at Calibration operating) 0: TX1 RF Carrier OFF (at Calibration operating) TX1 Port enable : 1 setting


# Chapter13 Test

## 13.1 Introduction

TRH031M-S supports debugging process after design completion using various test features. Using TESTOUT pin for signal output from TRH031M-S, user can test functionality.

## 13.2 How to use test pin

Picture 13-1 is transmit and receiving process.



Picture 13-1 Observable signals using test pin

Table 13-1 TESTOUTSEL register

Name	Address	Reset	Value							
			7-bit	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
TESTOUTSEL	0x26	0x00	0	0	0	0	0	TestSel		

Number	Name	Description
2-0	TestSel	Select send out signal to TESTOUT pin. 000: Constant low 001: Constant high 010: Demodulated RX Signal 100: Not modulated TX Signal

Picture 13-1 displays transmit/receive process. Picture 12-1(a) is actual signal on antenna. Picture 12-1(b) is transmitted digital signal from digital block to analog block for alteration. Picture 12-1(c) is digital signal originally received from tag and demodulated from analog block and sent to digital block. User can confirm activation using TESTOUT pin to observe picture 12-1(b) and picture 12-1(c) signal. TESTOUT pin output can be set using *TestSel* flag of TESTOUTSEL(0x00) and if the value is 4, then picture 12-1(b) and value is 2 then picture 12-1(c) signal output occur.

# Chapter14 Electrical Characteristics

## 14.1 Operating condition range

Symbol	Parameter	MIN	TYP	MAX	UNIT
T <sub>op</sub>	Operating temperature range	-25	+25	+85	°C
DVDD	Digital power supply	2.9	3.3	3.6	V
AVDD	Analog power supply	2.9	3.3	3.6	V
TVDD	Transmitter power supply	2.9	3.3	3.6	V


## 14.2 Current consumption

Symbol	Parameter	Conditions	MIN	TYP	MAX	UNIT
I <sub>DVDD</sub>	Digital Supply current	Idle Command	5.0	7.5	9.5	mA
		Power Down mode	0.1	0.2	0.4	uA
I <sub>AVDD</sub>	Analog Supply current	Receiver On	2.5	3.15	4.5	mA
		Power Down mode	0.01	0.05	0.5	uA
I <sub>TVDD</sub>	Transmitter Supply current	Continuous Wave Antenna unconnected (TX1 and TX2 On, CwConductance = 3F)	110	130	150	mA
		Continuous Wave Antenna unconnected (TX1 On and TX2 Off, CwConductance = 01)	24	28	33	mA
		TX1 and TX2 unconnected, TX1,2 disable / clock on	7.0	9	11.0	uA
		TX1 and TX2 unconnected, TX1,2 disable / clock off	0.05	0.1	0.3	uA

I <sub>lek</sub>	Total Leakage current	Power Down mode	0.1	0.35	1.0	uA
I <sub>op</sub>	Total Operating current	Operating mode (* Minimum powerTX1 On TX2 Off, CwConductance = 01)	130 (34)	140 (38)	150 (44)	mA

### 14.3 External Oscillator characteristics

Symbol	Parameter	MIN	TYP	MAX	UNIT
$F_{xtal}$	Frequency range	-	13.56	-	MHz
$R_{xtal}$	Crystal Oscillator Resistor value	-	1M	-	Ohm
$C_{xtal}$	Crystal Oscillator Capacitor value	-	10p	-	F
$S_{xtal}$	Crystal Oscillator settling(start-up) time : XOUT Pin, *see note1	-	-	0.5	ms



Picture 14-1 External Crystal Oscillator circuit



## 14.4 Receiver characteristics

Symbol	Parameter	MIN	TYP	MAX	UNIT	
$RX_{in}$	Receiver input dynamic range	-	-	3.3	$V_{pk-pk}$	
$RX_{sen}$	Receiver Demodulation sensitivity	3	-	-	mV	
$RX_{cf}$	Receiver IF filter cut-off frequency	100k	-	1M	Hz	
VMID	Vmid output voltage	-	1.65	-	V	
$VM_{st}$	Vmid settling(start-up) Time *see note1	No load	-	-	0.2u	sec
		Output load 47nF	-	-	0.4m	
		Output load 100nF	-	-	1.0m	

### Notes

- Settling time depends on the surround environments.  
(PCB board capacitance, Capacitor device variation, Soldering, ETC)

## 14.5 Receiver Calibration characteristics

Symbol	Parameter	MIN	TYP	MAX	UNIT
$T_{rxcal}$	Receiver Calibration time DTCCTRL(0x2D) <i>SelCalClk=00,</i>	-	-	100u	sec

## 14.6 Standard I/O Pin DC characteristics

SYMBOL	PARAMETER	MIN	MAX	Conditions	
				VDD	Remark
VIL	Low level input voltage	-0.5V	0.3 X VDD	2.7V to 3.6V	Guaranteed Input Low Voltage
VIH	High level input voltage	0.7 X VDD	VDD + 0.5V	2.7V to 3.6V	Guaranteed Input High Voltage
VOL	Low level output voltage		VSS + 0.1V	2.7V	
VOH	High level output voltage	VDD - 0.1V		2.7V	


## 14.7 Schmitt Trigger Input Threshold

VT+			VT-			Hysteresis			Unit
MIN	MAX	TYP	MIN	MAX	TYP	MIN	MAX	TYP	
1.39	2.06	1.82	0.9	1.46	1.24	0.49	0.6	0.58	V

## 14.8 Timing specification

### 14.8.1 Timing for Read/Write Strobe


SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{LHLL}$	PALE pulse width	10		ns
$t_{AVLL}$	Multiplexed Address Bus Setup Time	4		ns
$t_{LLAX}$	Multiplexed Address Bus Hold Time	6		ns
$t_{LLWL}$	PALE low to WRB, RDB low	5		ns
$t_{CLWL}$	CSB low to WRB, RDB low	0		ns
$t_{WHCH}$	WRB, NWR high to CSB high	0		ns
$t_{RLDZ}$	RDB low to DATA valid		35	ns
$t_{RHDZ}$	RDB high to DATA high impedance		20	ns
$t_{WLDV}$	WRB low to DATA valid		35	ns
$t_{WHDX}$	DATA Bus Hold Time		6	ns
$t_{WLWH}$	WRB, RDB pulse width	41		ns
$t_{AVWL}$	Separated Address Bus Setup Time	5		ns
$t_{WHAX}$	Separated Address Bus Hold Time	6		ns
$t_{WHWL}$	Period between sequenced R/W accesses	150		ns



Picture 14-2 Timing for Separated Read/Write Strobe


### 14.8.2 Timing for SPI compatible interface

SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{SCKL}$	SCK low pulse width	100		ns
$t_{SCKH}$	SCK high pulse width	100		ns
$t_{SHDX}$	SCK high to data changes	20		ns
$t_{DXSH}$	data changes to SCK high	20		ns
$t_{SLDX}$	SCK low to data changes		15	ns
$t_{SLNH}$	SCK low to NSS high	20		ns



PICTURE 14-3 Timing for SPI compatible interface

## 14.9 Package Information



PICTURE 14-4 32-PIN LQFP PACKAGE DIMEMSION

**3ALogics 13.56MHz Multi-protocol RFID reader IC Data sheet (3AD-D-006)**



***It's RFID***

**RFID & Mobile SoC for Ubiquitous Technology**

Tel : (82) – (31) – 715 – 7117

Fax : (82) – (31) – 719 – 7551

Homepage : <http://www.3alogics.com>

Email : [rfid@3alogics.com](mailto:rfid@3alogics.com)

7<sup>th</sup> Floor, Hyundai-office Bldg., 9-4,  
Sunae-dong. Bundang-gu, Seongnam-si,  
Gyeonggi-do,463-783,Korea