

1.100 ohm characteristic impedance control for TPI differential signal routing. Keep the reference plane of signal continuous.

2.The TPI signals should be routed along with a solid reference GND plane to have precise impedance matching. It will be good to route all the trace in one single layer. If layer interchanged is necessary for trace routing, minimizing via count is absolutely needed. Populate sufficient GND vias to tighten different GND planes nearby the location of layer interchanged.

1. Add 24.9 ohm serial resistor on RGMII TX signals (TXCLK, TXCTL, TXD0TXD3) near GRX350

2. 50 ohm impedance for RGMII signal routing. Keep the reference plane of RGMII signal continuous.

3.The RGMII RX/TX signals should be routed along with a solid reference GND plane to have precise impedance matching. It will be good to route all the trace in one single layer. If layer interchanged is necessary for trace routing, minimizing via count is absolutely needed. Populate sufficient GND vias to tighten different GND planes nearby the location of layer interchanged.


An external Rcal 16K ohm +/-1% resistor should be connect from the RCAL pin to ground. Place the Rcal resistor close to RCAL ball.

1. Defines FL_CS1 (GPIO23) as only CS for a Parallel NAND Flash.
2. FL_RDBY and FL_WP pull high by 10K ohm resistor.
3. Add bypass capacitors for the power supply pins of NAND Flash and place them closer to power supply pins.
4. Leave all NAND Flash signals away from high-speed digital signals, analog signals, and power traces.

1. Add 24.9 ohm serial resistor on RGMII TX signals (TXCLK, TXCTL, TXD0TXD3) near GRX350

2. 50 ohm impedance for RGMII signal routing. Keep the reference plane of RGMII signal continuous.

- 3.The RGMII RX/TX signals should be routed along with a solid reference GND plane to have precise impedance matching. It will be good to route all the trace in one single layer. If layer interchanged is necessary for trace routing, minimizing via count is absolutely needed. Populate sufficient GND vias to tighten different GND planes nearby the location of layer interchanged.



USA

GPHY

NAND


xMII0

xMII6F

RCAL

GRX350


HEATSINK CLIPS




Qualified DDR3 List


- Etron: EM6GC16EWXD-10H (64Mx16bit, single rank (CS0))
- Micron: MT41K128M16JT-125:K (128Mx16bit, single rank (CS0))
- Micron: MT41K256M16HA-125 IT:E (256Mx16bit, single rank (CS0))
- Wimbond: W634GG6LB-12 (256Mx16bit, single rank (CS0))
- Etron: EM6GE16EWCX-10H (256Mx16bit, single rank (CS0))
- Nanya: NT5CB256M16DP-EK (256Mx16bit, single rank (CS0))
- Micron: MT41K512M16HA-125:A (512Mx16bit, single rank (CS0))

1. Place 6.8ohm series termination resistors close to GRX350 for CA group.
2. An external RZQ 240 ohm +/-1% resistor should be connect from the ZQ pin to ground on both GRX350 and DDR device.
3. System DD_VREF and DDR device VREFCA and VREFDQ are separated, divided by 10K ohm +/-1% resistors.
4. 55 ohm Single-End and 100 ohm Differential signals impedance control
5. 5mils Single-End trace width, trace to trace clearance is 10mils
6. Length Matching
 Maximum trace length difference (skew) between DQS and DQS#: ± 4 mils (< 0.6 ps)
 Maximum trace length difference (skew) DQ to DQS/ DQS# domain: ± 30 mils (< 10 ps)
 Maximum trace length difference (skew) Addr/ Cmd to CK/ CK# domain: ± 70 mils (< 25 ps).
 Maximum trace length difference (skew) DQS/DQS# to CK/ CK# domain: ± 250 mils (< 90 ps).
7. Crosstalk control (Note: H is distance from reference layer):
 Keep edge-to-edge trace spacing within DQ/DM byte group $> 2H$
 Keep edge-to-edge trace spacing within Cmd/Add/Ctrl $> 2H$ (commonly known as CA)
 Keep edge-to-edge trace separation for each group (DQ, DQS/DQS#, CA, CK/CK#) $> 3H$
8. DDR CLK differential termination 100ohm place at the end on DDR device. as close to CLK pins as possible.
9. Fly-By Topology & VTT Termination recommended for DDR3, if multiple devices are used.
10. Carefully consider layout requirements of DDRn vendor!!!







1. Connect D3V3RG1, D3V3RG6F to 3.3V individually, separate with others 3.3V by 0 ohm or Ferrite Bead.
2. Place 4 D-Caps for D3V3RG1, D3V3RG6F, decoupling capacitor need to be placed as near as possible to GRX350 power ball.
3. Every decoupling capacitor need to add a GND via to GND layer individually.



1. Connect V3V3BGP to 3.3V individually, separate with others 3.3V by Ferrite Bead.
2. Connect A3V3PLL01, A3V3PLLPICIE and A3V3XO to 3.3V (VDDA_PLL) individually, separate with others 3.3V by 0ohm or Ferrite Bead.
3. Connect A1V15W to 1.5V individually, separate with others 3.3V by 0ohm or Ferrite Bead.




Power




1. Connect A1V15USB0VP, A1V15USB1VP to 1.15V individually, separate with others 1.15V by 0 ohm or Bead.
2. Connect A1V15USB0VT, A1V15USB1VT to 1.15V individually, separate with others 1.15V by 0 ohm or Bead.
3. Connect A3V3USB, A3V3USBPTH to 3.3V individually, separate with others 3.3V by 0 ohm or Bead.
4. Connect A1V15USB0, 1 to 1.15V individually, separate with others 1.15V by 0 ohm or Bead.


1. Connect A3V3PCIE to 3.3V individually separate with others 3.3V by 0 ohm or Bead.
2. Connect A1V15PCIE1VT, A1V15PCIE2VT, A1V15PCIE3VT to 1.15V individually, separate with others 1.15V by 0 ohm or Bead.
3. Connect A1V15PCIE1VP, A1V15PCIE2VP, A1V15PCIE3VP to 1.15V individually, separate with others 1.15V by 0 ohm or Bead.



1. An external Rref 200 ohm +/-1% resistor should be connect from the USB RREF0, RREF1 pins to ground. Place the Rref resistor close to RREF balls.
2. Place 2 AC coupling capacitors on USB TX pairs , <0.5inch length to GRX350 is recommended.
3. 90 ohm characteristic impedance control for USB differential signal routing. Keep the reference plane of signal continuous.
4. Match trace length of differential pairs (_p and _n signal) to given value in appropriate interface specification.
5. Populate sufficient GND vias nearby each PCIe differential pairs to tighten adjacent GND plane with GND layer.


1. An external Rref 200 ohm +/-1% resistor should be connect from the 3 PCIe RREF pins to ground. Place the Rref resistors close to RREF balls.
2. Place 2 AC coupling capacitors on PCIe TX pairs , <0.5inch length to GRX350 is recommended.
3. 100 ohm characteristic impedance control for differential signal routing. Keep the reference plane of signal continuous.
4. In case with >= 2 PCIe differential pairs routing on PCB, a footprint of shielding case to enclose all these differential pairs is highly recommended for the compliance of EN300-328 V1.8.1 standard.
5. 0.5pF capacitors to ground on PCIe RX pairs, place them close to GRX350.
6. Match trace length of differential pairs (_p and _n signal) to given value in appropriate interface specification.
7. Populate sufficient GND vias nearby each PCIe differential pairs to tighten adjacent GND plane with GND layer.






Trace capacitance for BBIO interface must be below 10pF!
 Recommend the maximum length should be under 3 inch.

<OrgName> DrayTek		
Title GRX350_BBIO		
Size	Document Number	Rev
Custom	V2135AX	6C
Date:	Friday, January 28, 2022	Sheet 6 of 26









Qualified Nand Flash List

Vendor	Model
Hynix	H27uag8, 8k
Hynix	H27u512, 512
Hynix	H27u4g8f2dtr, 2k
Hynix	H27u1g8f2btf, 2k
Samsung	K9F1208, 512
Samsung	K9f1g08u0d, 2k
Samsung	K9g4g08u0b, 2k
Samsung	K9G8G08U0C, 8k
Spansion	S34ml01g100, 2k
Mircon	29f64g08cbaba, 8k
Mircon	29f32g08cbaca, 4k
Infineon	Hyf33ds51280, 512
Toshiba	Th58BVG3S0HTA00, 4k
















<OrgName> DrayTek		
Title NAND_FLASH		
Size B	Document Number V2135AX	Rev 6C
Date: Friday, January 28, 2022	Sheet 8	of 26

!!Note:
The PCB layout of the differential signal DP and DM should have 90 ohm differential impedance, and keep the trace length below 1 inch if possible.




<OrgName> DrayTek		
Title USB_Port		
Size B	Document Number V2135AX	Rev 6C
Date: Friday, February 11, 2022	Sheet 08 of 26	






To LAN1 RJ45-J1





<OrgName> DrayTek	
Title POE PD	
Size	Document Number
Custom	V2135AX
Date:	Friday, January 28, 2022
Sheet	11 of 26
Rev	BC







Title		
V2135AX		
Size	Document Number	Rev
B	IP1001CD2V01	6C
Date:	Friday, February 11, 2022	Sheet 11 of 26

WAVE654 PCIe / GPIO / SPI



WAVE654 POWER



Reserved for GP654 Reference Design

Ball No.	Name	Pin Type	Buffer Type	Function
B30	TRST	I	PU	JTAG Reset Notes 1. Low active. 2. If the JTAG interface is not in use, this pin must be connected to V _{SS} .
A35	TDI	I	PU	EJTAG Test Data Input
B33	TDI	I	PU	EJTAG Test Data Input
	TDO	O	PD	Test Data Output Note: pull down is needed for normal operation. EJTAG Test Data Output
B29	TDI	I	PU	EJTAG Test Data Input
	TMS	O	-	Test Mode Select
B32	TDI	I	PU	EJTAG Test Data Input
	TMS	O	-	EJTAG Mode Select

$$SY98004: V_{out} = 0.61 + 120K/165K \approx 1.036V$$

$$WAVE654 \text{ Range: } -0.72V \sim 1.05V$$


Reserved for GP654 Reference Design



Reserved for GP654 Reference Design




WAVE654 RF




Reserved for GPB654 Reference Design


PCIE FINGER




2.4G Front-End



5G Front-End




Connect to main board DCDC



SY98004 : Vout=0.6[1-120K/165K]=1.036V
WAV654 Range : 0.72V ~ 1.05V


SKY85331-11 :
 Output power: +22 dBm @ 1.8% EVM, HT40, MCS9, 5 V
 Output power: +26 dBm @ 3% EVM, HT40, MCS7, 5 V

2.4G FEM CH0




DrayTek	
File: RF_2.4G_FEM_CH0	
Size	Document Number
Custom	V2135AX
Date: Friday, January 28, 2022	Sheet 18 of 26
Rev	6C

SKY85331-11 :
 Output power: +22 dBm @ 1.8% EVM, HT40, MCS9, 5 V
 Output power: +26 dBm @ 3% EVM, HT40, MCS7, 5 V




<OrgName>		DrayTek	
File		RF_2.4G_FEM_CH2	
Size	Document Number	Rev	
Custom	V2135AX	6C	
Date:	Friday, January 28, 2022	Sheet	19 of 26

SKY85743-31:
 Output power: +21 dBm, -43 dB DEVM, MCS11
 Output power: +22 dBm, -40 dB DEVM, MCS11
 Output power: +24 dBm, -35 dB DEVM, MCS9




XC147 is 6.3V voltage in REF design

Layout Notice:
 - Decoupling CAP should be placed before RES




Layout Notice:
 - Each Vcc pin needs to be individually decoupled.
 - VCC0, VCC1, VCC2, and VCC3 should NOT be shorted together at the device pins.




BPF (5150-5950MHz)

BPF (5150-5950MHz)



ACX 5G BPF (XU61):
 Insertion Loss: 0.7 dB max.


BPF (5150-5950MHz)





5G_ANT1

<OrgName>			DrayTek
File			RF_5G_FEM_CH1
Size	Document Number	Rev	
Custom	V2135AX	6C	
Date:	Friday, January 28, 2022	Sheet	20 of 26

SKY85743-31:
 Output power: +21 dBm, -43 dB DEVM, MCS11
 Output power: +22 dBm, -40 dB DEVM, MCS11
 Output power: +24 dBm, -35 dB DEVM, MCS9



Layout Notice:
 - Decoupling CAP should be placed before RES



BPF (5150-5950MHz)


BPF (5150-5950MHz)

BPF (5150-5950MHz)

5G_ANT3

OrgName		DrayTek	
File		RF_5G_FEM_CH3	
Size	Document Number	Rev	
Custom	V2135AX		6C
Date:	Friday, January 28, 2022	Sheet	21 of 26



SLIC220



<OrgName>		DrayTek	
Title		XWAYS LIC220_DIGITAL	
Size	Document Number	Rev	
Custom	V2135AX	6C	
Date:	Friday, January 28, 2022	Sheet	22 of 26


DCDC Type
 Dedicated DCDC = T0.2
 Combined DCDC = T1.1

Move radiating parts (like switching regulators and coils, voice SLIC/coils,) far away from DSL-AFE. A distance (at least 5cm) between the radiating part and the DSL must be maintain.




Component	Dedicated DCDC	Combined DCDC
R77	0.082R	0.068R
L9	47uH/1.8A	33uH/2.1A
C204	mount	X
C1806	X	mount


12V DC Power Input




1.15V for system




3V3 for CPU & System & SLIC220




1.5V for WAVE654 & SLIC220




5V for Dual USB & AX PA




2V5 for PHY







1.5V for System



SLIC220




	R1806	R1803
Dedicated DCDC mode	Mounted	X
Combined DCDC mode	X	Mounted



c:OrgName>		DrayTek	
File	POWER2		
Size	Document Number	Rev	
Custom	V2135AX	6C	
Date:	Tuesday, February 08, 2022	Sheet	24 of 26

DCDC Type
 Dedicated DCDC = T0.2
 Combined DCDC = T1.1

Move radiating parts (like switching regulators and coils, voice SLIC/coils,) far away from DSL-AFE. A distance (at least 5cm) between the radiating part and the DSL must be maintain.



Component	Dedicated DCDC	Combined DCDC
R71	0.082R	0.068R
L7	47uH/1.8A	33uH/2.1A
C196	mount	X
C1805	X	mount

REVISION HISTORY

Version	Date	List of Modification	Page
V6A	2021-02-02	<ol style="list-style-type: none"> 1. Remove VRX518 circuit 2. Add EWAN circuit 3. Add IP1001 circuit 	Ian
	2020-12-10	<p>2.4GHz FEM (152-5331900-00G,SKY85331-11) :</p> <ol style="list-style-type: none"> 1. Add XU31, XU33 2. Remove XC12, XC13, XC10, XC11 3. Null XR101, XR88, XU30, XU32 4. Place XR137, XR136 5. Remove XR146, XR149, XR142, XR145 <p>5GHz FEM (152-5743900-00G,SKY85743-31) :</p> <ol style="list-style-type: none"> 1. Add XU51, XU53 for co-layout with XU52, XU54 2. Remove XR117, XR113, XC16, XC17 3. Remove XR118, XR129, XC181, XC182 4. Place XR11, XR12 6. Null XU61, XR10, XR135 7. Place XR139, XR140 8. Null XU63, XR138, XR141 	mChen
V6B	2021-06-16	<ol style="list-style-type: none"> 1. Add U20, XR135, XR135, XR136, XR137, XL23, XL24, XL25, XL26 2. Add U21, XR40, XR138, XR139, XR140, XL27, XL28, XL29, XL30 3. PEC3 change footprint EC/1050 4. Add PD15, R444, R445 5. Add J9 6. XC15, XC59 change C0805 7. Add SH4-1 	Ian
V6C	2022-01-04	<ol style="list-style-type: none"> 1. Modify EC7 ,EC6 to 270uF. 2. Add U34 curcuit 	Ian

BOM Difference

	V2765ax	V2765Vax							
(VD)	V	V							
(V)	NULL	V							
(5)	V	V							
(PD)	NULL	NULL							
(AX)	V	V							
(NPD)	V	V							
(AX_LTE)	NULL	NULL							

<OrgName>		DrayTek	
Title		BOM Difference	
Size	Document Number	Rev	
B	V2135AX	6C	
Date:	Friday, January 28, 2022	Sheet	98 of 26