



USA




<OrgName>	<b>DrayTek</b>
Title	<b>GRX350_NAND_xMII_GPH</b>
Size	Document Number
Custom	<b>V2765AX_V1</b>


Rev 6B

date: Friday, December 17, 2021 Sheet 2 of 34







<OrgName> **DrayTek**  
Title **GRX350\_DDR3\_x16**  
Size Custom Document Number **V2765AX V1** Rev **6B**  
Date **Friday, December 17 2021** Sheet **3** of **34**




<OrgName>	<b>DrayTek</b>	
Title	<b>GRX350_Power</b>	
Size	Document Number	Rev
CustInfo	<b>V2765AX V1</b>	<b>6B</b>
Date:	Friday December 17, 2021	Sheet
		4
		of
		34



1. An external Rref 200 ohm+/-1% resistor should be connect from the USB RREF0, RREF1 pins to ground. Place the Rref resistor close to RREF balls.
2. Place 2 AC coupling capacitors on USB TX pairs , <0.5inch length GRX350 is recommended.
3. 90 ohm characteristic impedance control for USB differential signal routing. Keep the reference plane of signal continuous.
4. Match trace length of differential pairs (\_p and \_n signal) to given value in appropriate interface specification.
5. Populate sufficient GND vias nearby each PCIE differential pairs to tighten adjacent GND plane with GND layer.
1. An external Rref 200 ohm+/-1% resistor should be connect from the 3 PCIE RREF pins to ground. Place the Rref resistors close to RREF balls.
2. Place 2 AC coupling capacitors on PCIE TX pairs , <0.5inch length to GRX350 is recommended.
3. 100 ohm characteristic impedance control for differential signal routing. Keep the reference plane of signal continuous.
4. In case with >= 2 PCIE differential pairs routing on PCB, a footprint of shielding case to enclose all these differential pairs is highly recommended for the compliance of EN300-328 V1.8.1 standard.
- 5.0.5pF capacitors to ground on PCIE RX pairs, place them close to GRX350.
6. Match trace length of differential pairs (\_p and \_n signal) to given value in appropriate interface specification.
7. Populate sufficient GND vias nearby each PCIE differential pairs to tighten adjacent GND plane with GND layer.





<OrgName>	<b>DrayTek</b>
Title	<b>GRX350_PCIE_USB</b>
Size	Document Number
Custom	<b>V2765AX_V1</b>
Date:	Friday, December 17, 2021
	Sheet 1 of 34
	Rev 6B




Trace capacitance for BBIO  
interface must be below 10pF!  
Recommend the maximum  
length should be under 3 inch.

<OrgName>	<b>DrayTek</b>
Title	<b>GRX350_BBIO</b>
Size	Document Number
Custom	<b>V2765AX_V1</b>
Date:	Friday, December 17, 2021
Rev	<b>6B</b>
Sheet	1
of	34






Qualified Nand Flash List	
Vendor	Model
Hynix	H27ung8, 8k
Hynix	H27u512, 512
Hynix	H27u4g8Dtr, 2k
Hynix	H27u1g8DtrB, 2k
Samsung	K9F1208, 512
Samsung	K9flg08uDl, 2k
Samsung	K9glg08uDl, 2k
Samsung	K9G8G08U0C, 8k
Spansion	S34n01g100, 102k
Micron	29E4g08ebaca, 8k
Micron	29E2g08ebaca, 8k
Inforce	Hy3d3s120, 512
Toshiba	Th5BVVGJ3SOHTA00, 4k




<OrgName>	<b>DrayTek</b>		
Title	<b>NAND_FLASH</b>		
Size	Document Number	Rev	
B	<b>V2765AX_V1</b>	<b>6B</b>	
Date:	Friday, December 17, 2021	Sheet	8 of 34

**Note:**  
The PCB layout of the differential signal DP and DM should have 90 ohm differential impedance, and keep the trace length below 1 inch if possible.





<OrgName>	<b>DrayTek</b>
Title	<b>USB_Port</b>
Size	Document Number
B	V2765AX_V1

Date: Friday, December 17, 2021 Sheet 08 of 27 Rev 6B




<OrgName>	<b>DrayTek</b>
Title	<b>GPIO_LED</b>
Size	Document Number
Custom	V2765AX_V1
Date	Friday, December 17, 2021
	Sheet 10 of 34
	Rev 6B








<OrgName>	<b>DrayTek</b>
Title	<b>POE PD</b>
Date	<b>Wednesday, December 22, 2021</b>
Rev	<b>BB</b>
DocID	<b>V2765AX V1</b>




<OrgName> **DrayTek**  
 Title **1st\_VRX518 DFE**  
 Size Custom Document Number **V2765AX\_V1** Rev **6B**  
 Date: **Tuesday, December 21, 2021** Sheet **13** of **34**




<OrgName>	<b>DrayTek</b>
Title	<b>1st_VRX518 AFE</b>
Size	Document Number
Customer	<b>V2765AX_V1</b>
Date:	Friday, December 17, 2021
Rev	<b>6B</b>
Sheet	14 of 34



<OrgName>	<b>DrayTek</b>	
Title	<b>1st_VRX518 power</b>	
Size	Document Number	Rev
Custom	<b>V2765AX_V1</b>	<b>6B</b>
Date:	Friday, December 17, 2021	Sheet 15 of 34




## WAVE654 RF




Reserved for GPB654 Reference Design

## PCIE FINGER


## 2.4G Front-End




## 5G Front-End



## Connect to main board DCDC




OrgName>	DrayTek
File	WAVE654_RF
Size	Document Number
Custom	V27654_V1
Date	Created: December 17, 2021
	Sheet 17 of 34
	Rev 6B




SV98004 - Vout=0.61(1200/165K)=1.036V


WAVE654 Range: 0.72V ~ 1.05V

OrgName>	DrayTek
File	WAVE654_RF
Size	Document Number
Custom	V27654_V1
Date	Created: December 17, 2021
	Sheet 17 of 34
	Rev 6B







<OrgName> **DrayTek**  
 File **RF\_2.4G\_FEM\_CH2**  
 Size Document Number **V2765AX\_V1** Rev **B**  
 Custom Date **Friday, December 17, 2021** Sheet **10** of **34**



<b>&lt;OrgName&gt;</b>	<b>DrayTek</b>		
<b>Title</b>	<b>RF_5G_FEM_CH1</b>		
<b>Size</b>	<b>Document Number</b>		
<b>Custom</b>	<b>V2765AX_V1</b>	<b>Rev 6B</b>	
<b>Date:</b>	Friday, December 17, 2021	<b>Sheet</b>	20 of 34




<OrgName> **DrayTek**  
 Title **RF\_5G\_FEM\_CH3**  
 Page **68** of **34**



Date: Friday, December 17, 2021 Sheet 1 of 27 Rev 6B

SLIC220




	R1806	R1803
Dedicated DCDC mode	Mounted	X
Combined DCDC mode	X	Mounted

<OrgName> **DrayTek**  
Title **XWAYSPLIC220\_ANALOG**  
Size Document Number  
Custom **V2765AX\_V1**  
Date Friday, December 17, 2021 Sheet

DCDC Type  
Dedicated DCDC = T0.2  
Combined DCDC = T1.1

Move radiating parts (like switching regulators and coils, voice SLIC/coils.) far away from DSL-AFE. A distance (at least 5cm) between the relating part and the DSL must be maintained.





Component	Dedicated DCDC	Combined DCDC
R71	0.082R	0.068R
L7	47uH/1.8A	33uH/2.1A
C196	mount	X
C1805	X	mount

<OrgName>	<b>DrayTek</b>
Title	<b>U1_PNP_DCDC_T02_V11</b>
Size	Document Number
Custom	<b>V2765AX_V1</b>
Date:	Friday, December 17, 2021
	Sheet 1 of 27
	Rev 6B







DCDC Type  
Dedicated DCDC = T0.2  
Combined DCDC = T1.1

Move radiating parts (like switching regulators and coils, voice SLIC/cols.) far away from DSL-AFE. A distance (at least 5cm) between the relating part and the DSL must be maintained.




Component	Dedicated DCDC	Combined DCDC
R77	0.082R	0.068R
L9	47uH/1.8A	33uH/2.1A
C204	mount	X
C1806	X	mount

<OrgName>	<b>DrayTek</b>
Title	<b>U2_PNP_DCDC_T02_V11</b>
Size	Document Number
Custom	<b>V2765AX_V1</b>
Date:	Friday, December 17, 2021
	Sheet 25 of 27
	Rev 6B



OrgName> DrayTek  
Re: VRX619\_VDSL2\_Hybrid  
Rev: V2765AX\_V1  
DocID: V2765AX\_V1  
Date: Friday, December 17, 2021 Sheet 30 of 34  
Page 68



The image shows a DrayTek product label. At the top, it says "OrgName> DrayTek". Below that, it says "File POWER". Under "File", there is a table with two rows. The first row has three columns: "Size", "Document Number", and "Rev". The second row has three entries: "Custom", "V2765AX\_V1", and "6B".

Size	Document Number	Rev
Custom	V2765AX_V1	6B



**REVISION HISTORY**

Version	Date	List of Modification	Page
	<b>2020-12-01</b>		Ian
<b>V0A</b>	<b>2020-12-10</b>	<p>2.4GHz FEM (152-5331900-00G,SKY85331-11) :</p> <ol style="list-style-type: none"> <li>1. Add XU31, XU33</li> <li>2. Remove XC12, XC13, XC10, XC11</li> <li>3. Null XR113, XR128, XR30, XU32</li> <li>4. Add XC137, XR136</li> <li>5. Remove XR146, XR149, XR142, XR145</li> </ol> <p>5GHz FEM (152-5743900-00G,SKY85743-31) :</p> <ol style="list-style-type: none"> <li>1. Add XU51, XU53 for co-layout with XU52, XU54</li> <li>2. Remove XC117, XR113, XC16, XC17</li> <li>3. Remove XR118, XR129, XC181, XC182</li> <li>4. Place XR11, XR12</li> <li>6. Null XU61, XR10, XR135</li> <li>7. Place XR139, XR140</li> <li>8. Null XU63, XR138, XR141</li> </ol>	mChen
<b>V6B</b>	<b>2021-11-26</b>	<ol style="list-style-type: none"> <li>1. C332,C302 change to C1206</li> <li>2. C313, INT_GPHY_TPA change</li> <li>3. NULL XC801 XC89 change 1.5pF; XR1,XR71 change 4.7pF</li> <li>4. add J9, PDL5, R445, R444</li> <li>5. XC15,XC59 change to C0805</li> <li>6. J6 change to 8 pin RJ45</li> </ol>	Ian

<OrgName>	<b>DrayTek</b>
<b>History</b>	
Size	Document Number
Custom	<b>V2765AX_V1</b>
Date:	Friday, December 17, 2021
Rev	<b>6B</b>
Sheet	1 of 34

**BOM Difference**

	v2765ax	v2765Vax									
(VD)	V	V									
(V)	NULL	V									
(5)	V	V									
(PD)	NULL	NULL									
(AX)	V	V									
(NPD)	V	V									
(AX_LTE)	NULL	NULL									

<OrgName>	<b>DrayTek</b>	
Title	<b>BOM Difference</b>	
Size	Document Number	Rev
8	<b>V2765AX_V1</b>	6B
Date:	Friday, December 17, 2021	Sheet 1 of 27