

- 1. Defines FL\_CS1 (GPIO23) as only CS for a Parallel NAND Flash.
- 2. FL\_RDBY and FL\_WP pull high by 10K ohm resistor.
- 3. Add bypass capacitors for the power supply pins of NAND Flash and place them closer to power supply pins.
- 4. Leave all NAND Flash signals away from high-speed digital signals, analog signals, and power traces.

1. Add 24.9 ohm serial resistor on RGMII TX signals (TXCLK, TXCTL, TXD0TXD3) near GRX350


2. 50 ohm impedance for RGMII signal routing. Keep the reference plane of RGMII signal continuous.

3. The RGMII RX/TX signals should be routed along with a solid reference GND plane to have precise impedance matching. It will be good to route all the trace in one single layer. If layer interchanged is necessary for trace routing, minimizing via count is absolutely needed. Populate sufficient GND vias to tighten different GND planes nearby the location of layer interchanged.

1. 100 ohm characteristic impedance control for TPI differential signal routing. Keep the reference plane of signal continuous.


2. The TPI signals should be routed along with a solid reference GND plane to have precise impedance matching. It will be good to route all the trace in one single layer. If layer interchanged is necessary for trace routing, minimizing via count is absolutely needed. Populate sufficient GND vias to tighten different GND planes nearby the location of layer interchanged.

3. The RGMII RX/TX signals should be routed along with a solid reference GND plane to have precise impedance matching. It will be good to route all the trace in one single layer. If layer interchanged is necessary for trace routing, minimizing via count is absolutely needed. Populate sufficient GND vias to tighten different GND planes nearby the location of layer interchanged.




An external Rcal 16K ohm +/-1% resistor should be connect from the RCAL pin to ground. Place the Rcal resistor close to RCAL ball.

HEATSINK CLIPS




OrgName: <b>DrayTek</b>			
Title: <b>GRX350_NAND_xMII_GPH</b>			
Size: Custom	Document Number: <b>V2765AX_V1</b>	Rev: <b>6B</b>	
Date: Friday, December 17, 2021	Sheet: 2	of	34



**Qualified DDR3 List**


- Etron: EM6GC16EWXD-10H (64Mx16bit, single rank (CS0))
- Micron: M141K128M16J7-125:K (128Mx16bit, single rank (CS0))
- Micron: M141K256M16HA-125 IT:E (256Mx16bit, single rank (CS0))
- Winbond: W634G66LB-12 (256Mx16bit, single rank (CS0))
- Etron: EM6GC16EWXC-10H (256Mx16bit, single rank (CS0))
- Nanya: NT5CB256M16DP-EK (256Mx16bit, single rank (CS0))
- Micron: M141K512M16HA-125:A (512Mx16bit, single rank (CS0))

- Place 6.8ohm series termination resistors close to GRX350 for CA group.
- An external RZQ 240 ohm +/-1% resistor should be connect from the ZQ pin to ground on both GRX350 and DDR device.
- System DD\_VREF and DDR device VREFCA and VREFDQ are separated, divided by 10K ohm +/-1% resistors.
- 4.55 ohm Single-End and 100 ohm Differential signals impedance control
- 5.mils Single-End trace width, trace to trace clearance is 10mils
- Length Matching  
 Maximum trace length difference (skew) between DQS and DQS#:  $\pm 4$  mils ( $< 0.6$  ps)  
 Maximum trace length difference (skew) DO to DQS/ DQS# domain:  $\pm 30$  mils ( $< 10$  ps)  
 Maximum trace length difference (skew) Addr/Cmd to CK/ CK# domain:  $\pm 70$  mils ( $< 25$ ps)  
 Maximum trace length difference (skew) DQS/DQS# to CK/ CK# domain:  $\pm 250$  mils ( $< 90$ ps).
- Crosstalk control (Note: H is distance from reference layer):  
 Keep edge-to-edge trace spacing within DO/DM byte group  $> 2H$   
 Keep edge-to-edge trace spacing within Cmd/Add/Ctrl  $> 2H$  (commonly known as CA)  
 Keep edge-to-edge trace separation for each group (DQ, DQS/DQS#, CA, CK/CK#)  $> 3H$
- DDR CLK differential termination 100ohm place at the end on DDR device. as close to CLK pins as possible.
- Fly-By Topology & VTT Termination recommended for DDR3, if multiple devices are used.
- Carefully consider layout requirements of DDR vendor!!!




DrayTek  
 File: GRX350\_DDR3\_x16  
 Size: Custom Document Number: V2765AX\_V1 Rev: 6B  
 Date: Friday, December 17, 2021 Sheet: 3 of 34






1. An external Rref 200 ohm +/-1% resistor should be connect from the USB RREF0, RREF1 pins to ground. Place the Rref resistor close to RREF balls.
2. Place 2 AC coupling capacitors on USB TX pairs , <0.5inch length to GRX350 is recommended.
3. 90 ohm characteristic impedance control for USB differential signal routing. Keep the reference plane of signal continuous.
4. Match trace length of differential pairs (\_p and \_n signal) to given value in appropriate interface specification.
5. Populate sufficient GND vias nearby each PCIe differential pairs to tighten adjacent GND plane with GND layer.

1. An external Rref 200 ohm +/-1% resistor should be connect from the 3 PCIe RREF pins to ground. Place the Rref resistors close to RREF balls.
2. Place 2 AC coupling capacitors on PCIe TX pairs , <0.5inch length to GRX350 is recommended.
3. 100 ohm characteristic impedance control for differential signal routing. Keep the reference plane of signal continuous.
4. In case with >= 2 PCIe differential pairs routing on PCB, a footprint of shielding case to enclose all these differential pairs is highly recommended for the compliance of EN300-328 V1.8.1 standard.
5. 5.0pF capacitors to ground on PCIe RX pairs, place them close to GRX350.
6. Match trace length of differential pairs (\_p and \_n signal) to given value in appropriate interface specification.
7. Populate sufficient GND vias nearby each PCIe differential pairs to tighten adjacent GND plane with GND layer.







OrgName	<b>DrayTek</b>		
Title	<b>GRX350_PCIE_USB</b>		
Size	Document Number		Rev
Custom	<b>V2765AX_V1</b>		<b>6B</b>
Date	Friday, December 17, 2021	Sheet	5 of 34



Trace capacitance for BBIO interface must be below 10pF!  
 Recommend the maximum length should be under 3 inch.

OrgName		<b>DrayTek</b>	
Title		<b>GRX350_BBIO</b>	
Size	Document Number	Rev	
Custom	<b>V2765AX_V1</b>	<b>6B</b>	
Date	Friday, December 17, 2021	Sheet	6 of 34



Boot Strap

NOTE:

OFF = 0; ON = 1



Endian SEL (For CPU)


1: little endian (Default)

0: big endian

Boot from SPI Flash


Strap Pin	Strap Value	Strap Name	Strap Function
GPIO10	1k/10k	GPIO10	GPIO10
GPIO11	1k/10k	GPIO11	GPIO11
GPIO12	1k/10k	GPIO12	GPIO12
GPIO13	1k/10k	GPIO13	GPIO13
GPIO14	1k/10k	GPIO14	GPIO14
GPIO15	1k/10k	GPIO15	GPIO15
GPIO16	1k/10k	GPIO16	GPIO16
GPIO17	1k/10k	GPIO17	GPIO17
GPIO18	1k/10k	GPIO18	GPIO18
GPIO19	1k/10k	GPIO19	GPIO19
GPIO20	1k/10k	GPIO20	GPIO20
GPIO21	1k/10k	GPIO21	GPIO21
GPIO22	1k/10k	GPIO22	GPIO22
GPIO23	1k/10k	GPIO23	GPIO23
GPIO24	1k/10k	GPIO24	GPIO24
GPIO25	1k/10k	GPIO25	GPIO25
GPIO26	1k/10k	GPIO26	GPIO26
GPIO27	1k/10k	GPIO27	GPIO27
GPIO28	1k/10k	GPIO28	GPIO28
GPIO29	1k/10k	GPIO29	GPIO29
GPIO30	1k/10k	GPIO30	GPIO30
GPIO31	1k/10k	GPIO31	GPIO31
GPIO32	1k/10k	GPIO32	GPIO32
GPIO33	1k/10k	GPIO33	GPIO33
GPIO34	1k/10k	GPIO34	GPIO34
GPIO35	1k/10k	GPIO35	GPIO35
GPIO36	1k/10k	GPIO36	GPIO36
GPIO37	1k/10k	GPIO37	GPIO37
GPIO38	1k/10k	GPIO38	GPIO38
GPIO39	1k/10k	GPIO39	GPIO39
GPIO40	1k/10k	GPIO40	GPIO40
GPIO41	1k/10k	GPIO41	GPIO41
GPIO42	1k/10k	GPIO42	GPIO42
GPIO43	1k/10k	GPIO43	GPIO43






### Qualified Nand Flash List

Vendor	Model
Hynix	H27aa8, 8k
Hynix	H27u512, 512
Hynix	H27u4g8dtr, 2k
Hynix	H27u1g8dtrf, 2k
Samsung	K9F1208, 512
Samsung	K9F1g08u0d, 2k
Samsung	K9g4g08u0b, 2k
Samsung	K9G8G08U0C, 8k
Spansion	S34m01g100, 2k
Micron	29F4g08caba, 8k
Micron	29F2g08caba, 4k
Infineon	HyG3ds51280, 512
Toshiba	Th58BVGS0HTA00, 4k









!!Note:  
The PCB layout of the differential signal DP and DM should have 90 ohm differential impedance, and keep the trace length below 1 inch if possible.







TOP	B
Bottom	A

<OrgName> <b>DrayTek</b>	
Title <b>USB_Port</b>	
Doc No	Document Number <b>V2765AX_V1</b>
Date:	Friday, December 17, 2021 Sheet 08 of 27








<OrgName>		<b>DrayTek</b>	
Title		<b>GPIO_LED</b>	
Size	Document Number	V2765AX_V1	
Custom			Rev 6B
Date:	Friday, December 17, 2021	Sheet	10 of 34





To LAN1 RJ45-J1



OrgName	DrayTek	
File	POE PD	
Size	Document Number	Rev
C	V2765AX_V1	EB
Bill	Wednesday, December 22, 2021 8:58:11	11 of 22





OrgName		<b>DrayTek</b>	
File		<b>1st_VRX518_DFE</b>	
Size	Document Number		Rev
Custom	<b>V2765AX_V1</b>		<b>6B</b>
Date	Tuesday, December 21, 2021	Sheet	13 of 34




Place protection (SMBD7000 is only valid for xRX300, for xRX200-family we need DSL70) close to transformer and connect it by 1mm track width.

OrgName>		<b>DrayTek</b>	
File		<b>1st_VRX518 AFE</b>	
Size	Document Number	Rev	
Custom	<b>V2765AX_V1</b>		<b>6B</b>
Date	Friday, December 17, 2021	Sheet	14 of 34







-OrgName-		<b>DrayTek</b>	
File	1st_VRX518 power		
Size	Document Number	Rev	
Custom	V2765AX_V1	6B	
Date	Friday, December 17, 2021	Sheet	15 of 34

WAVE654 PCIE / GPIO / SPI



WAVE654 POWER



Reserved for GP8654 Reference Design

936604 v1mu05.0112262655511.03V1  
WAVE654 Range: 0.72V ~ 1.05V


Reserved for GP8654 Reference Design

Reserved for GP8654 Reference Design

UART CONN

DrayTek  
WAVE654\_POWER\_PCIE  
V2786A\_V1

Boot Strapping



WAVE654 Init Strapping





Table 32 JTAG Signals

Ball No.	Name	Pin Type	Buffer Type	Function
B30	TRST	I	PU	JTAG Reset
Notes 1. Low active. 2. If the JTAG interface is not in use, this pin must be connected to V <sub>DD</sub> .				
E1	TRST	I	PU	EJTAG Reset
A35	TDI	I	PU	Test Data Input
B33	TDI	I	PU	EJTAG Test Data Input
TDO	O	PD		Test Data Output
Note: pull down is needed for normal operation.				
E1	TDO	O		EJTAG Test Data Output
TMS	I	-		Test Mode Select
E1	TMS	I	-	EJTAG Mode Select


### WAVE654 RF




Reserved for GPB654 Reference Design

### PCIE FINGER


### 2.4G Front-End




### 5G Front-End



### Connect to main board DCDC



SY98004 - Vout=0.62+120k/165k=1.036V  
WAVE654 Range: 0.72V ~ 1.05V




OrigName= **DrayTek**

Doc#	Document Number	Rev
WAVE654_RF		
Doc#	Doc#	Rev
V2766AX_V1		
Doc#	Doc#	Rev
...	...	...




SKY85331-11:  
 Output power: +22 dBm @ 1.8% EVM, HT40, MCS9, 5V  
 Output power: +26 dBm @ 3% EVM, HT40, MCS7, 5V




CrName	<b>DrayTek</b>		
File	<b>RF_2.4G_FEM_CH0</b>		
Size	Document Number	Rev	<b>6B</b>
Custom	<b>V2765AX V1</b>		
Rev	Friday, December 17, 2021	Insert	48 of 54

SKY85331-11:  
 Output power: +22 dBm @ 1.8% EVM, HT40,  
 MCS9, 5 V  
 Output power: +26 dBm @ 3% EVM, HT40, MCS7,  
 5 V



DrayTek
RF_24G_FEM_CH2
V2765AX V1
68


SKY85743-31  
Output power: +21 dBm, -43 dB DEVM, MCS11  
Output power: +22 dBm, -40 dB DEVM, MCS11  
Output power: +24 dBm, -35 dB DEVM, MCS19




DrayTek
File: RF_5G_FEM_CH1
Size: 68
Custom: V2765AX V1
Date: Friday, December 17, 2023
Sheet: 20 of 34

SKY85743-31  
Output power: +21 dBm, -43 dB DEVM, MCS11  
Output power: +22 dBm, -40 dB DEVM, MCS11  
Output power: +24 dBm, -35 dB DEVM, MCS9



XR119 is new part without Draytek part number



Layout Notice:  
- Decoupling CAP should be placed before RES




Layout Notice:  
- Each Vcc pin needs to be individually decoupled.  
- VCC0, VCC1, VCC2, and VCC3 should NOT be shorted together at the device pins.




BPF (5150-5950MHz)


### 5G FEM CH3



BPF (5150-5950MHz)




BPF (5150-5950MHz)



5G\_ANT3


DrayTek
File: RF_SG_FEM_CH3
Size: Custom
Doc: V2765AX V1
Rev: 6B
Date: Friday, December 17, 2021
Sheet: 01 of 04

# SLIC220



OrgName>		<b>DrayTek</b>	
File		<b>XWAYSLIC220_DIGITAL</b>	
Size	Document Number		Rev
Custom	<b>V2765AX_V1</b>		<b>6B</b>
Date:	Friday, December 17, 2021	Sheet	22 of 27

# SLIC220



	R1806	R1803
Dedicated DCDC mode	Mounted	X
Combined DCDC mode	X	Mounted

<OrgName> **DrayTek**


Title: **XWAYSLIC220\_ANALOG**

Size	Document Number	Rev
Custom	<b>V2765AX_V1</b>	<b>6B</b>

Date: Friday, December 17, 2021 Sheet 23 of 27

DCDC Type  
 Dedicated DCDC = T0.2  
 Combined DCDC = T1.1

Move radiating parts (like switching regulators and coils, voice SLIC/coils,) far away from DSL-AFE. A distance (at least 5cm) between the relating part and the DSL must be maintain.



Component	Dedicated DCDC	Combined DCDC
R71	0.082R	0.068R
L7	47uH/1.8A	33uH/2.1A
C196	mount	X
C1805	X	mount



OrgName: **DrayTek**

Title: **U1\_PNP\_DCDC\_T02\_V11**

Size	Document Number	Rev
Custom	<b>V2765AX_V1</b>	<b>6B</b>
Date:	Friday, December 17, 2021	Sheet 24 of 27

DCDC Type  
 Dedicated DCDC = T0.2  
 Combined DCDC = T1.1




Move radiating parts (like switching regulators and coils, voice SLIC/coils,) far away from DSL-AFE. A distance (at least 5cm) between the relating part and the DSL must be maintain.








Component	Dedicated DCDC	Combined DCDC
R77	0.082R	0.068R
L9	47uH/1.8A	33uH/2.1A
C204	mount	X
C1806	X	mount

OrgName>		<b>DrayTek</b>	
File		<b>U2_PNP_DCDC_T02_V11</b>	
Size	Document Number	Rev	
Custom	<b>V2765AX_V1</b>		<b>6B</b>
Date	Friday, December 17, 2021	Sheet	25 of 27












AFE




-OrigName>		<b>DrayTek</b>	
File	VRX619_VDSL2_Hybrid		
Size	Document Number	V2765AX_V1	
Custom			
Date	Friday, December 17, 2021	Sheet	30 of 34

**12V DC Power Input**




### DC to DC Boost 12V to 14V circuitry




Silergy SY7208C  $V_{out} = 0.6 \cdot (1 + 22.6/1) = 14.16V$

### 1V for WAV654











MPS :  $V_{out} = 0.8 \cdot (1 + 2.74/10) = 1.0192$  (Default)  
WAV654 Range : 0.72V ~ 1.05V

### 1.1V for VRX518, VRX619



$V_{out} = 0.8 \cdot (1 + 3.92K/10K) = 1.13V$

### Temp sensor I2C Addr:1001100



Original Name	DrayTek	
Part	POWER2	
Doc Number	V2765AX_V1	
Rev	68	

**REVISION HISTORY**

Version	Date	List of Modification	Page
V0A	2020-12-01		Ian
	2020-12-10	2.4GHz FEM (152-5331900-00G,SKY85331-11) : 1. Add XU31, XU33 2. Remove XC12, XC13, XC10, XC11 3. Null XR101, XR88, XU30, XU32 4. Place XR137, XR136 5. Remove XR146, XR149, XR142, XR145 5GHz FEM (152-5743900-00G,SKY85743-31) : 1. Add XU51, XU53 for co-layout with XU52, XU54 2. Remove XR117, XR113, XC16, XC17 3. Remove XR118, XR129, XC181, XC182 4. Place XR11, XR12 6. Null XU51, XR10, XR135 7. Place XR139, XR140 8. Null XU63, XR138, XR141	mChen
V6B	2021-11-26	1. C332,C302 change to C1206 2. colay INT_GPHY-TP6F circuit 3. NULL XC90; XC89 change 1.5PF; XR1,XR71 change 4.7pF 4. add J9, FD15, R445, R444 5. XC15,XC59 change to C0805 6. J6 change to 8 pin RJ45	Ian

-OrgName> <b>DrayTek</b>	
Title	<b>History</b>
Size	Document Number
Customer	<b>V2765AX_V1</b>
Date:	Friday, December 17, 2021
Sheet	34 of 34
Rev	<b>6B</b>

# BOM Difference

	V2765ax	V2765Vax							
(VD)	V	V							
(V)	NULL	V							
(S)	V	V							
(PD)	NULL	NULL							
(AX)	V	V							
(NPD)	V	V							
(AX_LTE)	NULL	NULL							

<OrgName>		<b>DrayTek</b>	
Title		<b>BOM Difference</b>	
Size	Document Number	Rev	
B	<b>V2765AX_V1</b>	<b>6B</b>	
Date:	Friday, December 17, 2021	Sheet	98 of 27