

# 3DSP-WLAN + SYNTEK RF(STK9230) PCI


# Version A

## SYNTEK SEMICONDUCTOR Corporation


\*\*\*\*\* NOTICE \*\*\*\*\*  
These are schematics of a design example which is under development.  
SYNTEKSEMICONDUCTOR Corp. assumes no responsibility for the content and makes  
no commitment to update any of the information herein.  
\*\*\*\*\*

### Page list:





01	Cover	Cover page
02	BLOCK	SYSTEM BLOCK
03	BUS	PCI interface
04	Power	The power supply part
05	RF Interface	The Airoha Transceiver & PA & Antenna
06	GPIO	The digital interface between DSP & RF & other parts




Title		
BLOCK		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Friday, March 14, 2008	Sheet 2 of 6







Title		
BUS		
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Friday, March 14, 2008	Sheet 3 of 6



These need to be placed close to power pins  
These ones should be on top



Chip may draw up to 1.5A @ 2.0V





The traces should run through the Caps  
Run as a trace not plane


Place between Digital and RF power sections on the board

Run as a trace not plane




Thick traces to handle 1A at 3.3V  
The traces should run through the Caps





These need to be placed close to power pins




These need to be placed close to power pins




Title			<b>POWER</b>		
Size	Document Number	Rev			
C	<Doc>				
Date	Friday, March 14, 2008	Sheet	4	of	6






There should be no ground plane under the RF connector part on the top layer . other layers should have ground plane under it



Title		RF
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Friday, March 14, 2008	Sheet 5 of 6



STA  
 Note: GPIO23 If this GPIO is used as an output the PLL\_CLKO will be enabled. No effect is used as an Input




### DSP Config and GPIOs


### Cardbus Connection and EEPROM

### JTAG and LEDs

### TX/RX RFI



### IQ DAC, IQ ADC, RSSI ADC



Title		GPIO	
Size	Document Number		Rev
C	<Doc>		<Rev Code>
Date:	Friday, March 14, 2008	Sheet	6 of 6