


# WB222


## AR9462 based WLAN 2 x 2 802.11 a/b/g/n + BT Combo Reference Design PCIe Half-Mini Form Factor

09/14/2011	250-02062-070	RL	<ol style="list-style-type: none"> <li>Page 3, Reserve R51, R53 for case of without BT EEPROM</li> <li>Page 3, Reserve R71, R72 for case of without WLAN EEPROM</li> <li>Page 3, Reserve one serial Flash</li> <li>Page 3, Reserve R50 for WOW function</li> </ol>
11/02/2011	250-02062-071	RL	<ol style="list-style-type: none"> <li>Page 3, Remove: U2,U3,R37,R46; Put R51=R53=R71=R72=10K ohm for Non-EEPROM</li> <li>Page 5, Modify: L22=1.8nH,C135=1.3pF,C52=1.5pF,C51=1.8pF,L27=3.3nH</li> <li>Page 6, Remove: C65,C88</li> </ol>
11/25/2011	250-02062-072	RL	<ol style="list-style-type: none"> <li>Page 4: Modify C42=0.3pF to fix Tx mask</li> <li>Page 5: Modify C71=0.5pF to fix Tx mask</li> </ol>

DATE	REVISION NUMBER	INITIALS	DESCRIPTION
8/1/2010	250-02062-010	HT	Initial release; based on 8675_245-02010-010-sch.dsn
11/24/2010	250-02062-011	HT	<b>BOM Changes:</b> 1) R31=NL, R43=0ohm. (Rework6 - configure to use internal switcher). 2) C61=C66=8.2pF; C64=1.5pF;C62=C63=C67=C68=1.0pF;L25=L27=2.7nH. (Rework10 - 2G TX Chain1 matching improvements). 3) C17=C22=8.2pF; C20=0.5pF;C18=C19=2.2pF; C23=C24=2.7pF;L4=2.7nH;L6=3.3nH. (Rework11 - 2G TX Chain0 matching improvements). 4) L30=L28=10nH. (Rework12 - 5G TX Chain1 matching improvements). 5) C27=0.4pF;C38=0.6pF. (Rework13 - Chain0 Diplexer improvements).
01/06/2011	250-02062-012	HT	<b>BOM Changes:</b> 1) R19=2.7pF. (Rework14 - Chain0 Diplexer tuning). 2) C52=C53=L19=NL;L18=4.7nH;C48=2.2pF;C49=2.7pF;L17=2.0nH (Rework17 - Chain1 RX tuning). 3) L12=4.7nH;C39=2.0pF. (Rework21 - Chain0 Diplexer tuning).
02/07/2011	250-02062-013	HT	<b>BOM Changes:</b> 1) C17=C22=2.2pF. (Rework22 - Chain0 2G TX).
05/19/2011	250-02062-021	FM	<b>BOM Changes:</b> 1) C20=1.5pF, C17=C22=10pF, C23=C24=3pF, L4=3.3nH. (Chain0 2G TX). 2) C67=C68=2pF (Chain1 2G TX). 3) C41=C45=C42=C46=0.3pF, L14=L15=2.1nH (Chain0 5G TX).
05/24/2011	250-02062-022	FM	<b>BOM Changes:</b> 1) C67=C68=1.8pF, C116=0ohm, L37=C119=1.8pF, R50=2.7nH (Chain1 2G TX).
05/27/2011	250-02062-040	FM,TH	<ol style="list-style-type: none"> <li>Add R56 and R57 for Jupiter 1.0 or Juipter 2.0 selection.</li> <li>Add L42 and L43 for ESD protection.</li> <li>Add R55, C65 for isolation. Add R59/R60 (EEPROM SCL pull up Res backup).</li> <li>Del C34</li> <li>Chain#0 xLNA refer from Chain#1 and HB112/116.</li> </ol>
06/21/2011	250-02062-041	TH	<ol style="list-style-type: none"> <li>Manually add the C45, C46, C133, C134 and cut U1 pin5, 8 to solve 2G Tx Chain#0 oscillation. Its matching also changed.</li> </ol>
06/24/2011	250-02062-050	TH	<ol style="list-style-type: none"> <li>Del C58. Change 2G Rx chain#0,1 structure.</li> <li>Add R61, R62 to bypass xLNA.</li> </ol>
07/15/2011	250-02062-051.betaA	TH	<ol style="list-style-type: none"> <li>L20=22nH, L23=1.6nH for better Rx performance.</li> <li>C130=NL, L44=2nH, C119=1pF for Chain#1 2G Tx EVM.</li> </ol>
08/04/2011	250-02062-052	RL	<ol style="list-style-type: none"> <li>Page 5, Fix Chain1, 2.4G, TX EVM and 2-nd Harmonic: L44=2.2nH, C130=1.0pF, C119=1.0pF,L27=1.8nH</li> <li>Page 6, Fix PCIe Interface: C104=C105=100nF</li> <li>Page 3, Fix BT bring up: R44=10K ohm</li> </ol>
08/14/2011	250-02062-053	RL	<ol style="list-style-type: none"> <li>Page 5, Fix 2.4G TX: L27=2.2nH</li> </ol>
09/01/2011	250-02062-060	RL	<ol style="list-style-type: none"> <li>Page 3, fix chain1 2.4G Tx: Remove C13,C14</li> <li>Page 4, 5G Rx: Non-deposit LNA and relative components</li> <li>Page 4, 5G Rx without LNA: Modify L10=L11=1nH</li> <li>Page 4, Fix 5G Tx: Modify L14=L15=2.4nH,C41=C46=0.5pF,C42=0.2pF</li> <li>Page 4, Fix 2.4G Tx: Modify L4=L6=3nH, C18=C19=C23=C24=1.2pF</li> <li>Page 5, Non-deposit LNA and relative components</li> <li>Page 5, 2.4G Rx without LNA: Modify L9=L47=3.0nH,C135=1pF, C53=1.5pF,L17=2.4nH,C51=1.2pF</li> <li>Page 5, 5G Rx without LNA: Modify L21=L23=1nH,C59=0.3pF</li> <li>Page 5, Fix chain1 2.4G Tx: Add L52=L53=10nH, Modify L27=2.7nH,C67=C68=1pF,L44=2.4nH,C130=C119=1.5pF</li> <li>Page 3, WOW function: Reserve R28 for WOW function</li> </ol>
09/13/2011	250-02062-061	RL	<ol style="list-style-type: none"> <li>Page 3, Modify R11=10K ohm, R13=0 ohm and R12=NA</li> </ol>



Qualcomm Atheros CONFIDENTIAL -- PRELIMINARY

CONTRACT NO.		 QUALCOMM Atheros 1700 TECHNOLOGY DRIVE SAN JOSE, CA 95110, USA			
DRAWN BY	DATE				
ENGINEER		TITLE <b>Title_and_Rev</b>			
PROJECT ENGINEER					
QUALITY ASSURANCE					
CONFIGURATION					
DESIGN ACTIVITY APPROVAL		SIZE	CAGE Code	DWG NO	REV
DESIGN APPROVAL		C	<Cage Code>	<b>WB222-245-02062-072</b>	072
		SCALE	RELEASE DATE	SHEET	of
		NONE	Friday, November 25, 2011	1	6




Qualcomm Atheros CONFIDENTIAL -- PRELIMINARY

		QUALCOMM Atheros 1700 TECHNOLOGY DRIVE SAN JOSE, CA 95110		TITLE <b>Block Diagram</b>	
DATE	Friday, November 25, 2011	SIZE	C	REV	072
SHEET	2	OF	6	DWG NO <b>WB222-245-02062-072</b>	




### Optional Serial Flash






### Optional WLAN EEPROM

with WLAN EEPROM, put U2, R37=10K ohm  
without WLAN EEPROM, U2=R37=NA, put R71=R72=10K ohm




### Optional BT EEPROM


with BT EEPROM, put U3, R46=10K ohm  
without BT EEPROM, U3=R46=NA, put R51=R53=10K ohm




Qualcomm Atheros CONFIDENTIAL -- PRELIMINARY



Qualcomm Atheros CONFIDENTIAL -- PRELIMINARY





**DIPLEXER**




**Optional LNA**

With LNA: R24=27 ohm, C128=3.9pF, C129=100pF, R25=56K ohm, L20=22nH, C54=6.8pF, R26=1K ohm, R62=NP, L21=1.8nH, L23=1.6nH, C59=0.5pF, L17=2.0nH, C135=C53=1pF, C51=1pF, L9=L47=2.7nH




Switch Table  
 V1 (SWCOM1) = high -> J4 to J1 (i.e. choose RX)  
 V2 (SWCOM2) = high -> J5 to J1 (i.e. choose 2G TX)  
 V3 (SWCOM3) = high -> J8 to J1 (i.e. choose 5G TX)


**Qualcomm Atheros CONFIDENTIAL -- PRELIMINARY**




Note: L33 is a footprint placeholder.  
P/N 080-03014-000 can be placed there.



Note: L34 is a footprint placeholder.  
P/N 080-03014-000 can be placed there.



### Not used in default



### Optional "External" Switching Regulator


Notes:  
To enable the Switching Regulator,  
R31=0ohm.  
R43=NL.

To bypass the Switching Regulator,  
R31=NL.  
R43=0ohm.  
Do not unload C110, C111, or C109.


For Production,  
VR1=C108=R31=R32=R33=NL.  
R43=0ohm.  
Do not unload C110, C111, or C109.

As shown, the switching regulator is loaded but bypassed.


### PANEL




### SHIELD



### MT HOLES



### LOGO



- HOL1
- HOL2
- HOL3
- HOL4

Qualcomm Atheros Confidential -- Preliminary

		QUALCOMM Atheros 1700 TECHNOLOGY DRIVE SAN JOSE, CA 95110		TITLE <b>Power_and Misc</b>	
DATE	Friday, November 25, 2011	SIZE	C	REV	072
SHEET	6	OF	6	DWG NO	WB222-245-02062-072