


### ULTIMATEBLUE™ Bluetooth® SoC

#### **Features**

- Single-chip IC with 2.4-GHz transceiver, baseband processor, and on-chip protocol stack for Bluetooth® wireless technology.
- · Bluetooth specification 1.2 qualified.
- Low cost 0.18 µm CMOS process technology.
- 1.8 V analog and digital core voltages and 1.62 V to 3.63 V external I/O interface voltage.
- Typical -85 dBm receiver sensitivity, +2 dBm transmitter power for up to 100 meters nominal range.
- On-chip VCO and PLL support multiple GSM/GPRS and CDMA cellular reference clock frequencies.
- Hardware AGC dynamically adjusts receiver performance in changing environments.
- Integrated 32-bit ARM7DMI® processor for extended features.
- Full piconet connectivity with support for up to 7 active and 8 parked slaves.
- Scatternet compatible with Microsoft® HID devices.
- Supports three SCO voice channels.
- Channel Quality Driven Data Rate (CQDDR) controls multi-slot packets to minimize packet overhead and maximize data throughput.
- Option for Bluetooth and 802.11b/g coexistence support.

### **Applications**

- · Mobile phones.
- Notebook and desktop PCs.
- · Cordless headsets.
- · Personal digital assistants (PDAs).
- Computer accessories, peripherals, and wireless printers/keyboards/ mice.



**Block Diagram** 

### **Product Description**

The SiW3000 UltimateBlue™ is a single-chip IC designed to add Bluetooth wireless connectivity to a wide range of applications including mobile phones, battery powered portable devices, PCs, and computer peripherals. Based on low cost 0.18 µm CMOS technology, it combines the industry's best performing and most highly integrated radio design with an ARM7TDMI® processor. The SiW3000 uses direct conversion (zero IF) architecture. This allows digital filtering for excellent interference rejection as compared to low IF solutions and also results in fewer spurious responses.

The lower-layer protocol stack software is integrated into the on-chip ROM. Optional external flash memory is also supported. The SiW3000 is Bluetooth specification 1.2 qualified.

The device is available in multiple packages and bare die form with a guaranteed operating temperature range from -40°C to +85°C.

# Optimum Technology Matching® Applied ☐ Si BJT ☐ GaAs HBT ☐ GaAs MESFET ☐ Si Bi-CMOS ☐ SiGe HBT ☑ Si CMOS ☐ GaInP/HBT ☐ GaN HEMT ☐ SiGe Bi-CMOS

| Ordering Information                                       |  |   |  |
|--|--|---|--|
| SiW3000  | ULTIMATEBLUE™ Blueto<br>See page 21 for details. | oth® SoC  |  |
| RF Micro Devices,<br>7628 Thorndike Ro<br>Greensboro, NC 2 | oad  | Tel (336) 664 1233<br>Fax (336) 664 0454<br>http://www.rfmd.com |  |

#### Radio Features

- Direct-conversion architecture with no external IF filter or VCO resonator components.
- Single-ended RF I/O reduces system bill of materials (BOM) costs by eliminating the need to use external balun and switch circuits.
- On-chip VCO and PLL support multiple GSM, CDMA, and GPRS standard reference clock frequencies.
- Low out-of-band spurious emission transmitter prevents blocking of sensitive mobile phone RF circuits.
- No tuning during production.
- Internal temperature compensation circuit stabilizes performance across a wide operating temperature range.
- · Fast settling synthesizer reduces power consumption.
- Up to 100 meter operating range in standard configuration without using an external PA.

### **Baseband Features**

- ARM7TDMI processor core running at 16 MHz.
- Digital GFSK modem for maximum performance and lower packet error rate.
- On-chip CVSD conversion with hardware based gain adjustments to enhance audio quality.
- Sleep control interface for low power operation modes.
- Software execution from ROM or external flash memory.

### **Standard Protocol Stack Features**

- Full piconet connectivity with support for up to 7 active and 8 parked slaves.
- Able to establish up to 3 SCO connections.
- Scatternet capable and compatible with Microsoft HID devices.
- Standard Bluetooth test modes.
- Low power connection states supported with hold, sniff, and park modes.

### **Additional Protocol Stack Features**

- Channel Quality Driven Data Rate (CQDDR) optimizes data transfer rate in noisy or weak signal environments.
- Audio (SCO) routing over HCI interface for VoIP applications.
- Support for Bluetooth and 802.11b/g coexistence.
- Verified compatibility with multiple upper-layer stack vendors.
- Extensive vendor specific HCI commands enables hardware specific controls.
- Optional upper-layer stack and profiles can be licensed and integrated into the IC.

### Bluetooth 1.2 Features

- Adaptive frequency hopping (AFH).
- Faster connections.
- · LMP improvements.

### **External System Interfaces**

### **Host HCI Transport (H:2 USB)**

The USB device interface provides a physical transport between the SiW3000 and the host for the transfer of Bluetooth control signals and data. This transport layer is fully compliant with Section H:2 of the Bluetooth specification with all end points supported. The SiW3000 USB interface encompasses three I/O signals: USB\_DPLS, USB\_DMNS, and USB\_DPLS\_PULLUP. If the USB transport is not used, the USB\_DPLS and USB\_DMNS pins should be grounded to reduce current consumption.

### **Host HCI Transport (H:4 UART)**

The high speed UART interface provides the physical transport between the SiW3000 and the application host for the transfer of Bluetooth control signals and data compliant to Section H:4 of the Bluetooth specification. The table below shows the supported baud rates. The default baud rate is 115,200, but can be configured depending on the application.

| SiW3000 HCI UART Parameters                         | Required Host Setting   |
|---|---|
| Number of data bits                                 | 8   |
| Parity bit  | No parity   |
| Stop bit  | 1 stop bit  |
| Flow control  | RTS/CTS   |
| Host flow-off response requirement from the SiW3000 | 8 bytes   |
| SiW3000 IC flow-off response requirement from host  | 2 bytes   |
| Supported baud rates                                | 9.6k, 19.2k, 38.4k, 57.6k, 115.2k <sup>a</sup> , 230.4k, 460.8k, 500k, 921.6k, 1M, 1.5M, 2M |

a.Default baud rate.

### **Host HCI Transport (H:5 3-Wire UART)**

To reduce the number of signals and increase reliability of the HCI UART interface, a 3-wire UART using either the Bluetooth H:5 or BCSP protocol is supported. The selection between H:4, H:5, and BCSP is done automatically by the SiW3000, or can be set in NVM.

| SiW3000 HCI 3-Wire UART Parameters | Required Host Setting |
|------------------------------------|-----------------------|
| Number of data bits                | 8                     |
| Parity bit                         | Even                  |
| Stop bit                           | 1 stop bit            |
| Error detection                    | Slip and checksum     |
| Sleep modes                        | Shallow and deep      |

#### **Audio CODEC Interface**

The SiW3000 supports direct interface to an external audio CODEC or PCM host device. The interface is easily configured to support:

- Standard 64-kHz PCM clock rate.
- Up to 2-MHz clock rates with support for multi-slot handshakes and synchronization.
- Either master or slave (Motorola SSI) mode.

Configuration of the CODEC interface is done by the firmware during boot-up by reading non-volatile memory (NVM) parameters. The following are examples of supported CODEC modes:

- Generic 64-kHz audio CODEC (e.g., OKI MSM-7702).
- Motorola MC145481 or similar CODEC as master.
- QUALCOMM MSM chip set audio port.
- GSM/GPRS baseband IC audio ports.

### Programmable I/O (PIO)

Up to twenty-nine (29) programmable IO (PIO) ports are available for customer use in the SiW3000. Three of these PIOs are dedicated and the remaining PIOs are shared with other functions. Availability of PIOs will depend on system configuration. The table below identifies all twenty-nine PIOs and their usage. The PIO ports can be set to input or output. Reading, writing, and controlling the PIO pins by the host application software can be done via vendor specific HCI commands.

| PIO# | Shared I/O      | Sampled at Reset |
|------|-----------------|------------------|
| 0    | None            | Yes              |
| 1    | None            | Yes              |
| 2    | None            | Yes              |
| 3    | D[8]            | No               |
| 4    | D[4]            | No               |
| 5    | D[5]            | No               |
| 6    | D[6]            | No               |
| 7    | D[7]            | No               |
| 8    | PWR_REG_EN      | No               |
| 9    | D[15]           | No               |
| 10   | WE_N            | No               |
| 11   | A[16]           | No               |
| 12   | A[17]           | No               |
| 13   | A[11]           | No               |
| 14   | USB_DPLS_PULLUP | No               |

| PIO# | Shared I/O   | Sampled at Reset |
|------|--------------|------------------|
| 15   | PCM_OUT      | No               |
| 16   | PCM_IN       | No               |
| 17   | PCM_CLK      | No               |
| 18   | PCM_SYNC     | No               |
| 19   | EXT_WAKE     | No               |
| 20   | HOST_WAKEUP  | No               |
| 21   | UART_RXD     | No               |
| 22   | UART_TXD     | No               |
| 23   | UART_CTS     | No               |
| 24   | UART_RTS     | No               |
| 25   | A[18]        | No               |
| 26   | TX_RX_SWITCH | No               |
| 27   | D[9]         | No               |
| 28   | D[10]        | No               |

### **External Memory Interface**

The UltimateBlue SiW3000 is a true single-chip device and does not require additional memory for standard below HCI protocol functions. An external memory interface is available for adding optional memory. If external flash memory will be used, the read access time of the device must be 100 ns or less.

The external memory interface permits connection to flash and SRAM devices. The interface has an 18-bit address bus and a 16-bit data bus for a total addressable memory of 512 KB. In certain embedded applications, both SRAM and flash can be installed by using the high order address bit as an alternate chip select.

| Signal               | Description        |
|----------------------|--------------------|
| Address A[1] - A[18] | 18-bit address bus |
| Data D[0] - D[15]    | 16-bit data bus    |
| FCS_N                | Chip select        |
| OE_N                 | Output enable      |
| WE_N                 | Write enable       |

### **External EEPROM Controller and Interface**

This interface is intended for use with ROM-based solutions. The EEPROM is not required for configurations with external flash. The EEPROM is the non-volatile memory (NVM) in the system and contains the system configuration parameters such as the Bluetooth device address, the CODEC type, as well as other parameters. These default parameters are set at the factory, and some parameters will change depending on the system configuration. Optionally, the non-volatile memory parameters can be downloaded from the host processor at boot up eliminating the need for EEPROM. Please consult RFMD application support for details. The EEPROMs should have a serial I<sup>2</sup>C interface with a minimum size of 2 Kbits and 16-byte page write buffer capabilities.

### **Power Management**

The HOST\_WAKEUP and EXT\_WAKE signals are used for power management. HOST\_WAKEUP is an output signal used to wake up the host. EXT\_WAKE is an input signal used by the host to wake up the SiW3000 SoC from sleep mode. For more information on the usage of HOST\_WAKE and EXT\_WAKE, please refer to RFMD application note 62 0031.

### **General System Requirements**

### **System Reference Clock**

The SiW3000 chip can use either an external crystal or a reference clock as the system clock input. The supported frequencies (in MHz) are: 3.84, 9.6, 12, 12.8, 13, 14.4, 15.36, 16, 16.8, 18, 19.2, 19.44, 19.68, 19.8, 26, 27, and 32. The default reference frequency can be selected by setting the proper system configuration parameter in the non-volatile memory (NVM). If the USB HCI transport is used, the reference clock must be 32 MHz.

The system reference crystal/clock must have an accuracy of ±20 PPM or better to meet the Bluetooth specification. To facilitate design and production, the SiW3000 SoC incorporates internal crystal calibration circuits to allow optional factory calibration of initial crystal frequency accuracy.

#### **Low Power Clock**

For the Bluetooth low power clock, a 32.768-kHz crystal may be used to drive the SiW3000 oscillator circuit, or alternatively, a 32.768-kHz reference clock signal can be used instead of a crystal. If the lowest power consumption is not required during low-power modes such as sniff, hold, park, and idle modes, the 32.768-kHz crystal may be omitted in the design. If the 32.768 kHz clock source is used, the clock source should be connected to the CLK32\_IN pin via an AC-coupling capacitor (100 pF or greater), and its amplitude must meet the following requirements:

 For AC-coupled via 100 pF or greater (peak-to-peak voltage): 400 mV<sub>P-P</sub> < CLK32\_IN < V<sub>DD\_C</sub>

Note:

Note: It is recommended to keep CLK32\_IN voltage to 1  $V_{p-p}$  maximum to minimize the I/O power supply current when the  $V_{BATT\_ANA}$  and  $V_{BATT\_DIG}$  are shut off while  $V_{DD\_P}$  and  $V_{DD\_P\_ALT}$  are still powered. The CLK32\_OUT can be left open. However, connecting the CLK32\_OUT pin to either  $V_{DD\_P}$  or GND through a 100-nF capacitor improves the circuit's sensitivity slightly if operating near the low end of the CLK32\_IN range above.

### **Power Supply Description**

The SiW3000 operates at 1.8 V core voltage for internal analog and digital circuits. The chip has internal analog and digital voltage regulators simplifying power supply requirements to the chip. The internal voltage regulators can be supplied directly from a battery or from other system voltage sources. Optionally, the internal regulators can be by-passed if a 1.8 V regulated source is available on the system.

| Function             | Internal Analog Regulator                        | Internal Digital Regulator                       |
|----------------------|--|--|
| Regulator input pin  | $V_{BATT\_ANA} = 2.3 \text{ to } 3.63 \text{ V}$ | $V_{BATT\_DIG} = 2.3 \text{ to } 3.63 \text{ V}$ |
| Regulator output pin | V <sub>CC_OUT</sub> = 1.8 V                      | $V_{DD\_C} = 1.8 \text{ V}$                      |

### Internal Regulator Used

| Function Analog Core Circuits |                          | Digital Core Circuits       |  |
|-------------------------------|--------------------------|-----------------------------|--|
| Circuit voltage supply pin    | $V_{CC} = 1.8 \text{ V}$ | $V_{DD\_C} = 1.8 \text{ V}$ |  |

### Internal Regulator Bypassed

Note:

Both regulators can be bypassed if external regulation is desired. When bypassing the analog regulator, the  $V_{BATT\_ANA}$  and  $V_{CC\_OUT}$  pins must be tied together and the external analog voltage (1.8 V) should be applied to the  $V_{BATT\_ANA}$  pin. When bypassing the digital regulator, the  $V_{BATT\_DIG}$  pin should be left unconnected and the external digital voltage (1.8 V) should be applied to the  $V_{DD\_C}$  pin.

The power for the I/Os is taken from a separate source ( $V_{DD\_P}$ ).  $V_{DD\_P}$  can range from 1.62 to 3.63 Volts to maintain compatibility with a wide range of peripheral devices. Please check the pin list for the exact pins that are powered from the  $V_{DD\_P}$  source. Power for the USB circuits is taken from a separate source ( $V_{DD\_USB}$ ).

### **RF I/O Description**

The SiW3000 employs single-ended RF input and output pins, reducing the number of external components required. In typical power class 2 (0 dBm nominal) applications, simple LC network matching circuits will be required to combine the two ports into a single antenna port and provide impedance matching. Please refer to the RF impedance table and the application circuits for values and matching circuit examples. The SiW3000 can be used to design power class 1 products (+20 dBm) with the addition of power amplifier circuits. Control signals are available to facilitate the design of the external PA circuit.

#### Reset

The SiW3000 can be reset by asserting the RESET\_N signal to the chip (active low). Upon applying power, the RESET\_N must be asserted until voltage supply and internal voltage regulators have stabilized. A simple RC circuit can be used to provide the power-on reset signal to the SiW3000.

### On-Chip Memory

The SiW3000 integrates both SRAM and ROM. The ROM is pre-programmed with Bluetooth protocol stack software (HCI software) and boot code that executes automatically upon reset. The boot code serves to control the boot sequence as well as to direct the execution to the appropriate memory for continued operation.

### **Configuration Selection**

### **HCI Transport Interface Selection**

The HCI transport (USB or UART) is selected on power up by sampling PIO2. If UART is selected, the selection of the particular UART transport (H:4 or H:5) is performed automatically by the software.

| Value (PIO 2) | Description |
|---------------|-------------|
| 0             | UART        |
| 1             | USB         |

Note: UART transport is not supported in all ROM firmware versions. Please contact RFMD Applications for details.

### **Reference Frequency Selection**

The SiW3000 is designed to operate with multiple reference frequencies. During boot up, the SiW3000 samples PIO pins to determine the default reference frequency. If the USB transport is selected, the default reference frequency will always be 32 MHz. If the UART transport is selected, the reference frequency setting will be set according to the following table:

| PIO 1 | USB_DPLS_PULLUP | Reference Frequency Selection   |
|-------|-----------------|---|
| 1     | Don't Care      | Reference frequency per NVM system configuration setting, or if NVM is not set, defaults to 32 MHz. |
| 0     | 0               | 13 MHz  |
| 0     | 1               | 26 MHz  |

### **Application Software Memory Selection**

The SiW3000 can support application (protocol stack) software execution from internal ROM and external flash memory. To run from internal ROM, D[9] and D[10] pins must be connected together as shown in the application circuit section of this document. To run from external flash memory the flash must be connected as shown in the application circuit diagram and contain valid application code. If an external memory does not have valid program data, the device enters a download mode in which a valid program may be loaded into the external memory through a sequence of commands over the HCI transport layer.

### **Pin Description**

The following table provides detailed listings of pin descriptions arranged by functional groupings.

| Name                | Pad Type             | Ball       | Description  |
|---------------------|----------------------|------------|--|
| Radio (Power from   | VCC)                 | •          |  |
| RF_IN               | Analog               | A2         | RF signal input into the receiver.   |
| RF_OUT              | Analog               | A4         | RF signal output from the transmitter.   |
| VTUNE               | Analog               | A6         | Pin for reference PLL loop filter, only used if reference frequency is not integer multiples of 4 MHz.   |
| CHG_PUMP            | Analog               | F1         | Pin for RF loop filter.  |
| XTAL_N              | Analog               | A7         | System clock crystal negative input. If a reference clock is used, this pin should be left unconnected.  |
| XTAL_P/CLK          | Analog               | B7         | System clock crystal positive input or reference clock input.  |
| IDAC                | Analog               | B1         | Power control to external power amplifier. This output provides a variable current source that can be used to control the external power amp. Leave unconnected if not used.   |
| VREFP_CAP           | Analog               | C1         | Decoupling capacitor for internal A/D converter voltage reference.   |
| VREFN_CAP           | Analog               | C2         | Decoupling capacitor for internal A/D converter voltage reference.   |
| Low Power Oscillat  | tor and Reset (Powe  | r from VDI | D_ <i>P</i> )  |
| CLK32K_IN           | Analog               | K10        | For crystal or external clock input (32.768 kHz).  |
| CLK32K_OUT          | Analog               | L11        | Drive for crystal.   |
| RESET_N             | Analog               | C6         | System level reset (active low).   |
| Power Control Intel | rface (Power from VI | DD P)      |  |
| PWR_REG_EN/PIO[8]   |                      | G1         | Enable for an external voltage regulator. Programmable active high or active low. Also used as PIO[8], which is the default mode until the appropriate configuration bit is set. Tie to ground if not used.                              |
| TX_RX_SWITCH        | CMOS output          | J9         | Output signal used to indicate the current state of the radio. This could be used as a direction control for an external power amplifier. The polarity is programmable with the default set as:  Low = Transmit mode High = Receive mode |
| Programmable I/O    | (Power from VDD_P)   | )          |  |
| PIO[0]              | CMOS bi-directional  | K5         | Programmable input/output.   |
|                     |                      |            | Needs to be low until internal reset goes high or tie to ground if not used.  Programmable input/output.   |
| PIO[1]              |                      | B8         | Sampled following reset for frequency selection:  If UART transport is selected and PIO[1] = 0, frequency is selected by the state of USB_DPLS_PULLUP pin.   |
| 110[1]              | CMOS bi-directional  | 50         | If UART transport is selected and PIO[1] = 1, frequency is selected by NVM parameter. Default for proper UART operation will be configured as 32 MHz.  If USB transport is selected, PIO[1] is ignored and the frequency will be         |
|                     |                      |            | configured as 32 MHz.  Programmable input/output.  |
| PIO[2]              | CMOS bi-directional  | J10        | Sampled following reset for transport selection:  PIO[2] = 0, selects UART transport  PIO[2] = 1, selects USB transport  |
| PCM Interface (Pov  | ver from VDD P)      |            |  |
| PCM_IN              | CMOS output          | E10        | PCM data to the PCM CODEC.   |
| PCM_OUT             | CMOS input           | F10        | PCM data from the remote device. Normally an input.  |
| PCM_CLK             | CMOS bi-directional  | G10        | PCM synchronous data clock to the remote device.  Normally an output. Input for Motorola SSI slave mode.   |
| PCM_SYNC            | CMOS bi-directional  | H10        | PCM synchronization data strobe to the remote device. Normally an output. Input for Motorola SSI slave mode.   |

Table 1. SiW3000 Pin List

| Name   | Pad Type                                    | Ball  | Description  |
|--|---|---|--|
| UART Interface (Po   |   | -   |  |
| UART_RXD   | CMOS input                                  | K7  | UART receive data.   |
| UART_TXD   | CMOS output                                 | K3  | UART transmit data.  |
| UART_CTS   | CMOS input                                  | K6  | UART flow control clear to send.   |
| UART RTS   | CMOS output                                 | G9  | UART flow control ready to send.   |
| EXT_WAKE   | CMOS input                                  | F3  | Wake up signal from host.  |
| HOST_WAKEUP  | CMOS output                                 | G2  | Wake up signal to host.  |
| USB Interface (Pow   | er from VDD_USB)                            | II.   | , , ,  |
| USB_DPLS   | Analog                                      | K9  | USB differential pair positive signal.   |
| USB_DMNS   | Analog                                      | K8  | USB differential pair negative signal.   |
| USB_DPLS_ PULLUP   | CMOS bi-directional                         | J8  | Output signal for controlling the on/off of the pull-up of the USB_DPLS line.  For UART transport, this pin is sampled following reset for frequency selection if PIO[1] = 0:  USB_DPLS_ PULLUP = 0, selects 13 MHz USB_DPLS_ PULLUP = 1, selects 26 MHz |
| External Memory In   | terface (power from                         | VDD P)  |  |
| A[18] A[17]/EEPROM_SCL A[16]/EEPROM_SDA A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[1]      | CMOS output                                 | L1<br>G3<br>H1<br>A8<br>H2<br>C9<br>H3<br>J1<br>K4<br>J7<br>L4<br>A11<br>L7<br>F9<br>E11<br>E9<br>D11<br>D9 | Address lines.  Note: A[17] and A[16] can be used to support an optional external serial EEPROM when using the internal ROM in place of the external flash memory.   |
| D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8]/PIO[3] D[7]/PIO[7] D[6]/PIO[6] D[5]/PIO[5] D[4]/PIO[4] D[3] D[2] D[1] D[0] | CMOS bi-directional with internal pull-down | B11<br>C10<br>C11<br>B10<br>G11<br>H11<br>H9<br>J2<br>J11<br>D10<br>L3<br>L2<br>J4<br>J3<br>K2<br>K1        | Data lines.  Note: D[4] through D[8] can be used as programmable I/O when using the internal ROM in place of the external flash memory.  Note: Connect D[9] to D[10] to use internal ROM.  |
| OE_N   | CMOS output                                 | A10   | Output enable for external memory (active low).  |
| WE_N/EEPROM_WP   | CMOS output                                 | K11   | Write enable for external memory (active low).  Note: Can be used to support an optional external serial EEPROM when using the internal ROM in place of external flash memory.   |
| FCS_N  | CMOS output                                 | B9  | Chip select for external memory (active low).  |
| Power and Ground   |   |   |  |
| VBATT_ANA  | Power                                       | D3  | Positive supply to internal analog voltage regulator.  |
| VBATT_DIG  | Power                                       | L8  | Positive supply to internal digital voltage regulator.   |
| VCC_OUT  | Power                                       | D1  | Regulated output from internal analog voltage regulator.   |

Table 1. SiW3000 Pin List (Continued)

| Name    | Pad Type | Ball   | Description  |
|---------|----------|--|--|
| VDD_P   | Power    | F11<br>L5  | Positive supply for digital input/output ports including peripheral interface, external memory interface, and UART interface.    |
| VDD_USB | Power    | L10  | Positive supply for USB interface.   |
| VDD_C   | Power    | A9<br>L6   | Positive supply for digital circuitry or output of internal digital voltage.   |
| vcc     | Power    | A1<br>B6<br>C4<br>C5<br>E1<br>E3                         | Positive supply for RF and analog circuitry.   |
| VSS_P   | GND      | C7<br>J5   | Ground connections for digital input/output ports including peripheral interface, external memory interface, and UART interface. |
| VSS_C   | GND      | C8<br>J6   | Ground connections for internal digital circuitry.   |
| VSS_USB | GND      | L9   | Ground connections for USB interface.  |
| GND     | GND      | A3<br>A5<br>B2<br>B3<br>B4<br>B5<br>C3<br>D2<br>E2<br>F2 | Ground connections for RF and analog circuitry.  |

Table 1. SiW3000 Pin List (Continued)

# **System Specifications Absolute Maximum Ratings**

| Parameter             | Description                      | Min  | Max  | Unit |
|-----------------------|----------------------------------|------|------|------|
| V <sub>CC</sub>       | Analog circuit supply voltage    | -0.3 | 3.63 | V    |
| $V_{DD\_IO}$          | I/O supply voltage               | -0.3 | 3.63 | V    |
| V <sub>BATT_ANA</sub> | Analog regulator supply voltage  | -0.3 | 3.63 | V    |
| $V_{BATT\_DIG}$       | Digital regulator supply voltage | -0.3 | 3.63 | V    |
| T <sub>ST</sub>       | Storage temperature              | -55  | +125 | °C   |
| RF <sub>MAX</sub>     | Maximum RF input level           | _    | +5   | dBm  |

Absolute maximum ratings indicate limits beyond which the useful life of the device may be impaired or damage may occur.

### **Recommended Operating Conditions**

| Parameter             | Description   | Min  | Max  | Unit |
|-----------------------|---|------|------|------|
| T <sub>OP</sub>       | Operating temperature (industrial grade)  | -40  | +85  | °C   |
| T <sub>EOP</sub>      | Extended operating temperature  | -40  | +105 | °C   |
| V <sub>BATT_ANA</sub> | Unregulated supply voltage into internal analog regulator                         | 2.3  | 3.63 | V    |
| V <sub>BATT_DIG</sub> | Unregulated supply voltage into internal digital regulator                        | 2.3  | 3.63 | V    |
| V <sub>CC</sub>       | Regulated supply voltage directly into analog circuits                            | 1.71 | 1.89 | V    |
| $V_{DD\_C}$           | Regulated supply voltage directly into digital circuits                           | 1.62 | 2.16 | V    |
| $V_{DD_P}$            | Digital interface I/O supply voltage  | 1.62 | 3.63 | V    |
| V <sub>DD_USB</sub>   | Regulated supply voltage for USB interface to meet USB specification requirements | 3.1  | 3.63 | V    |

### **ESD Rating**

| Symbol | Description               | Rating |
|--------|---------------------------|--------|
| ESD    | ESD protection - all pins | 2000 V |

Note: This device is a high-performance RF integrated circuit with an ESD rating of 2,000 volts (HBM conditions per Mil-Std-883, Method 3015). Handling and assembly of this device should only be done using appropriate ESD controlled processes.

### **Electrical Characteristics**

DC Specification (T<sub>OP</sub>=+25 °C, V<sub>DD\_P</sub>=3.0 V)

| Symbol           | Description                   | Min.                    | Тур. | Max.                  | Unit |
|------------------|-------------------------------|-------------------------|------|-----------------------|------|
| V <sub>IL</sub>  | Input low voltage             | GND-0.1                 | ı    | 0.3·V <sub>DD_P</sub> | V    |
| V <sub>IH</sub>  | Input high voltage            | 0.7·V <sub>DD_P</sub>   | ı    | $V_{DD\_P}$           | V    |
| V <sub>OL</sub>  | Output low voltage            | GND                     | ı    | 0.2·V <sub>DD_P</sub> | V    |
| V <sub>OH</sub>  | Output high voltage           | 0.8 · V <sub>DD_P</sub> | _    | $V_{DD\_P}$           | V    |
| 1                | Output high current           | _                       | 1    | _                     | mA   |
| ІОН              | Output high current (ball J8) | _                       | 4    | -                     | mA   |
| I                | Output low current            | _                       | 1    | _                     | mA   |
| IOL              | Output low current (ball J8)  | _                       | 4    | _                     | mA   |
| I <sub>ILI</sub> | Input leakage current         | _                       | 1    | _                     | μА   |

### AC Characteristics (T<sub>OP</sub>= +25 °C, V<sub>DD\_P</sub>=3.0 V, C<sub>LOAD</sub>=15 pF)

| Symbol         | Description | Max. | Unit |
|----------------|-------------|------|------|
| t <sub>r</sub> | Rise time   | 30   | ns   |
| t <sub>f</sub> | Fall time   | 24   | ns   |

### Current Consumption ( $T_{OP} = +25$ °C, $V_{BATT} = 3.0$ V using internal regulators)

| Operating Mode                                     | Average | Unit |
|--|---------|------|
| Standby  | 25      | μΑ   |
| Parked slave, 1.28 sec. interval                   | 160     | μΑ   |
| Page/Inquiry scan, 1.28 sec. interval              | 1.5     | mA   |
| ACL connection, sniff mode, 100 ms interval        | 1.2     | mA   |
| ACL data transfer 720 kbps, DH5 continuous packets | 60      | mA   |
| SCO connection, HV1 packets                        | 60      | mA   |
| SCO connection, HV3 packets                        | 32      | mA   |

### Digital Regulator Specification ( $T_{OP} = 25$ °C)

| Parameter              | Description  | Min  | Тур  | Max  | Unit |
|------------------------|--|------|------|------|------|
| Output voltage         | (I <sub>OUT</sub> = 10 mA)   | 1.62 | 1.85 | 2.16 | V    |
| Line regulation        | (I <sub>OUT</sub> = 0 mA, V <sub>BATT_DIG</sub> = 2.3 V to 3.63 V) | _    | 8.0  | _    | mV   |
| Load regulation        | (I <sub>OUT</sub> = 3 mA to 80 mA)                                 | -    | 9.0  | _    | mV   |
| Dropout voltage        | (I <sub>OUT</sub> = 10 mA)   | _    | _    | 250  | mV   |
| Output maximum current | -  | _    | _    | 80   | mA   |
| Quiescent current      | -  | ı    | 10   | -    | μA   |
| Ripple rejection       | f RIPPLE = 400 Hz  | -    | 40   | _    | dB   |

### **Radio Specification**

| Parameter           | Description | Min  | Тур | Max  | Unit |
|---------------------|-------------|------|-----|------|------|
| VCO operating range | Frequency   | 2402 | -   | 2480 | MHz  |
| PLL lock time       | _           | 1    | 55  | 100  | μs   |

### **RF Impedances**

| Parameter <sup>a</sup> | Description | Min | Тур      | Max | Unit |
|------------------------|-------------|-----|----------|-----|------|
|                        | TX on       | _   | 769//1.1 | _   | Ω/pF |
| RF impedance           | TX off      | _   | 26//2.4  | _   | Ω/pF |
|                        | RX on       | _   | 142//1.8 | _   | Ω/pF |
|                        | RX off      | _   | 45.7//0  | _   | Ω/pF |

a. The impedance values are for typical samples in the 96-pin VFBGA package.

### Receiver Specification ( $V_{BATT} = 3.3 \text{ V}$ , $V_{CC} = \text{int.}$ analog reg. output, nominal Bluetooth test conditions)

| Parameter                    | Description   | Min | Тур | Max | Unit |
|------------------------------|---|-----|-----|-----|------|
| Receiver sensitivity         | BER < 0.1%  | _   | -85 | -80 | dBm  |
| Maximum usable signal        | BER < 0.1%  | -   | 0   | _   | dBm  |
| C/I co-channel<br>(0.1% BER) | Co-channel selectivity  | -   | 8   | 11  | dB   |
| C/I 1 MHz<br>(0.1% BER)      | Adjacent channel selectivity  | -   | -4  | 0   | dB   |
| C/I 2 MHz<br>(0.1% BER)      | 2nd adjacent channel selectivity  | -   | -38 | -35 | dB   |
| C/I ≥ 3 MHz<br>(0.1% BER)    | 3rd adjacent channel selectivity  | -   | -43 | -40 | dB   |
|                              | 30 MHz - 2000 MHz   | -10 | _   | _   | dBm  |
| Out-of-band                  | 2000 MHz - 2399 MHz   | -27 | _   | _   | dBm  |
| blocking                     | 2498 MHz - 3000 MHz   | -27 | _   | _   | dBm  |
|                              | 3000 MHz - 12.75 GHz  | -10 | -   | -   | dBm  |
| Intermodulation              | Max interferer level to maintain 0.1% BER, interference signals at 3- and 6-MHz offset. | -39 | -36 | _   | dBm  |
| Receiver spurious            | 30 MHz to 1 GHz   | -   | _   | -57 | dBm  |
| emission                     | 1 GHz to 12.75 GHz  | _   | _   | -47 | dBm  |

Note: Nominal and extreme Bluetooth test conditions as defined by the Test Specification for the Bluetooth® Wireless Technology System version 1.2.

### Transmitter Specification ( $V_{BATT} = 3.3 \text{ V}$ , $V_{CC} = \text{int.}$ analog reg. output, nom. Bluetooth test conditions)

| Parameter                          | Description                                     | Min  | Тур   | Max  | Units |
|------------------------------------|---|------|-------|------|-------|
| Output RF transmit power           | At maximum power output level                   | -2   | +2    | +6   | dBm   |
| Modulation index                   | -   | 0.28 | 0.306 | 0.35 | _     |
| Initial carrier frequency accuracy | -   | -75  | -     | +75  | kHz   |
|                                    | One slot packet                                 | -25  | _     | +25  | kHz   |
| Carrier frequency                  | Two slot packet                                 | -40  | _     | +40  | kHz   |
| drift                              | Five slot packet                                | -40  | _     | +40  | kHz   |
|                                    | Max drift rate                                  | _    | _     | 400  | Hz/µs |
| 20 dB occupied bandwidth           | Bluetooth specification                         | _    | _     | 1000 | kHz   |
| In-band spurious                   | 2-MHz offset                                    | _    | -74   | -55  | dBm   |
| emission                           | >3-MHz offset                                   | _    | -74   | -55  | dBm   |
|                                    | 30 MHz to 1 GHz, operating mode                 | _    | -70   | -55  | dBm   |
| Out-of-band spurious emission      | 1 GHz to 12.75 GHz, operating mode <sup>a</sup> | _    | -70   | -50  | dBm   |
|                                    | 1.8 GHz to 1.9 GHz                              | _    | -     | -62  | dBm   |
|                                    | 5.15 GHz to 5.3 GHz                             | _    | _     | -47  | dBm   |

a.Except transmit harmonics.

### **System Requirements**

### **Analog Voltage Supply Requirements**

The SiW3000 is designed for use with its integrated low noise analog voltage regulator and using this regulator is recommended for all applications. If necessary, the internal analog regulator can be bypassed. In situations where bypassing the internal analog regulator is required, the supply voltage to the analog circuit must satisfy the following requirements to preserve the RF performance characteristics.

| Parameter                | Description   | Min  | Max  | Unit   |
|--------------------------|---|------|------|--------|
| V <sub>CC</sub>          | Analog supply voltage to all V <sub>CC</sub> input pins | 1.71 | 1.89 | V      |
| Minimum<br>load current  | External regulator current                              | 80   | _    | mA     |
| Minimum ripple rejection | at 400 Hz   | 40   | _    | dB     |
| Output noise             | Integrated 10 Hz to 80 kHz noise                        | _    | 22   | mV RMS |

### **External Reference Requirements**

If an external reference clock is provided to the SiW3000, the clock signal must satisfy the following requirements to preserve the RF performance characteristics. For a list of supported reference frequencies, see "System Reference Clock" on page 5.

| Parameter   | Description                  | Min                   | Max             | Units            |
|-------------|------------------------------|-----------------------|-----------------|------------------|
|             | 100-Hz offset                | _                     | -100            | dBc/Hz           |
| Phase noise | 1-kHz offset                 | _                     | -120            | dBc/Hz           |
|             | 10-kHz offset                | _                     | -140            | dBc/Hz           |
| Drive level | AC coupled amplitude         | 0.5                   | V <sub>CC</sub> | V <sub>P-P</sub> |
|             | DC coupled low peak voltage  | 0                     | 0.3             | V                |
|             | DC coupled high peak voltage | V <sub>CC</sub> - 0.3 | V <sub>CC</sub> | V                |

### **Reference Crystal Requirements**


If a reference crystal is used, the crystal specifications must satisfy the following requirements. For a list of supported crystal frequencies, see "System Reference Clock" on page 5.

| Parameter      | Description                              | Min | Тур | Max | Unit |
|----------------|--|-----|-----|-----|------|
| Drive level    | -  | _   | -   | 0.3 | mW   |
| ESR            | Effective serial resistance <sup>a</sup> | -   | _   | 150 | W    |
| Co             | Holder capacitance <sup>b</sup>          | _   | 3   | 5   | pF   |
| C <sub>L</sub> | Load capacitance <sup>b</sup>            | _   | 12  | 18  | pF   |
| C <sub>M</sub> | Motional capacitance                     | _   | 6   | _   | fF   |


a.For 32-MHz crystal.

b. The actual values for  $C_O$  and  $C_L$  are dependent on the crystal manufacturer and can be compensated for by an internal crystal calibration capability.


### **Application Circuit for External Flash-based Products**



### **Application Circuit for Internal ROM-based Products**




### I/O Configuration (Top View)




# Packaging and Product Marking Package Drawing

96-Pin, 6 mm x 6 mm, VFBGA Drawing and Dimensions

#### NOTES:







### **Package Drawing**


96-Pin, 10 mm x 10 mm, LFBGA Drawing and Dimensions

#### NOTES:





### **Product Marking**




### **Tape and Reel Specification**

### Carriers (6-by-6-mm and 10-by-10-mm Carriers)

Carrier tape basic dimensions are based on EIA481. The pocket is designed to hold the part for shipping and loading onto SMT manufacturing equipment, while protecting the body and the solder terminals from damaging stresses. The individual pocket design can vary from vendor to vendor, but width and pitch will be consistent. Carrier tape is wound or placed onto a shipping reel either 330 mm (13 inches) in diameter. The center hub design is large enough to ensure the radius formed by the carrier tape around it does not put unnecessary stress on the parts. Prior to shipping, moisture sensitive parts (MSL level 2a-5a) are baked and placed into the pockets of the carrier tape. A cover tape is sealed over the top of the entire length of the carrier tape. The reel is sealed in a moisture barrier, ESD bag, which is placed in a cardboard shipping box. It is important to note that unused moisture sensitive parts need to be resealed in the moisture barrier bag. If the reels exceed the exposure limit and need to be re-baked, most carrier tape and shipping reels are not rated as bakeable at 125°C. If baking is required, devices may be baked according to section 4, table 4-1, column 8 of Joint Industry Standard IPC/JEDEC J-STD-033A. The table below provides useful information for carrier tape and reels used for shipping the devices described in this document.


Tape and Reel (10-by-10-mm Carrier Tape with Part Orientation)

| RFMD Part Number | Reel<br>Diameter<br>Inch (mm) | Hub<br>Diameter<br>Inch (mm) | Width (mm) | Pocket Pitch<br>(mm) | Feed   | Units per<br>Reel |
|------------------|-------------------------------|------------------------------|------------|----------------------|--------|-------------------|
| SiW3000AIP1-TR13 | 13 (330)                      | 4 (102)                      | 24         | 16                   | Single | 1500              |



### Tape and Reel (6-by-6-mm Carrier Tape with Part Orientation)

| RFMD Part Number | Reel<br>Diameter<br>Inch (mm) | Hub<br>Diameter<br>Inch (mm) | Width (mm) | Pocket Pitch (mm) | Feed   | Units per<br>Reel |
|------------------|-------------------------------|------------------------------|------------|-------------------|--------|-------------------|
| SiW3000GIG2-TR13 | 13 (330)                      | 4 (102)                      | 16         | 12                | Single | 2500              |
| SiW3000GIP1-TR13 | 13 (330)                      | 4 (102)                      | 16         | 12                | Single | 2500              |



### **Ordering Information**

| Part Number     | Operational Temperature Range <sup>1</sup> | Package                          | Ordering Quantity     |
|-----------------|--|----------------------------------|-----------------------|
| SiW3000AIP1     | Industrial                                 | 96-pin LFBGA<br>10 by 10 mm      | 25 pcs on cut tape    |
| SIW3000AIP1SB   | Industrial                                 | 96-pin LFBGA<br>10 by 10 mm      | 5 pcs on cut tape     |
| SIW3000AIP1SR   | Industrial                                 | 96-pin LFBGA<br>10 by 10 mm      | 100 pcs on short reel |
| SiW3000AIP1-T13 | Industrial                                 | 96-pin LFBGA<br>10 by 10 mm      | 1500 on 13" reel      |
| SiW3000GIG2     | Industrial                                 | 96-pin VFBGA<br>6 by 6 mm, Green | 25 pcs on cut tape    |
| SIW3000GIG2SB   | Industrial                                 | 96-pin VFBGA<br>6 by 6 mm, Green | 5 pcs on cut tape     |
| SIW3000GIG2SR   | Industrial                                 | 96-pin VFBGA<br>6 by 6 mm, Green | 100 pcs on short reel |
| SiW3000GIG2-T13 | Industrial                                 | 96-pin VFBGA<br>6 by 6 mm, Green | 2500 on 13" reel      |
| SiW3000GIP1     | Industrial                                 | 96-pin VFBGA<br>6 by 6 mm        | 25 pcs on cut tape    |
| SIW3000GIP1SB   | Industrial                                 | 96-pin VFBGA<br>6 by 6 mm        | 5 pcs on cut tape     |
| SIW3000GIP1SR   | Industrial                                 | 96-pin VFBGA<br>6 by 6 mm        | 100 pcs on short reel |
| SiW3000GIP1-T13 | Industrial                                 | 96-pin VFBGA<br>6 by 6 mm        | 2500 on 13" reel      |

<sup>&</sup>lt;sup>1</sup> Industrial temperature range: -40°C to +85°C

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RF Micro Devices, Inc. RF Micro Devices reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.



RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, UltimateBlue™, and the SiW product name prefix are trademarks of RFMD, LLC. BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RF Micro Devices, Inc. Manufactured under license from ARM Limited. ARM, ARM7TDMI and the ARM logo are the registered trademarks of ARM Limited in the EU and other countries. All other trade names, trademarks and registered trademarks are the property of their respective owners.