











Title		
Schematic		
Size	Document Number	Rev
B		1.2
Date:	Monday, December 22, 2008	Sheet 4 of 22




5	4	3	2	1	CORE	MEM
Off	On	Off	Off	Off	500	400
Off	On	Off	Off	On	500	333
Off	On	On	On	On	433	333
On	On	On	On	On	Bypass	Bypass




DESIGN NOTE: CLK_48_DOT source can be from an external TV encoder if that is the desired display. This allows for solid Genlock operation.





DESIGN NOTE: COREPLLVD, DOTPLLVD and GLPLLVD should each be an island with single point connection to the full ground plane to reduce noise content. Zero ohm resistor can be removed as long as above condition is met.




Title	Schematic
Size	Document Number
Date	Monday, December 22, 2008
Sheet	5 of 22
Rev	1.2












DESIGN NOTE: Without UL approval of the internal VBAT circuitry, a 47 ohm resistor (R1) is required. UL approval is in process and is expected. With UL approval R1 can be removed.




J1	
1-2	Normal
2-3	Clear CMOS



Title			
Schematic			
Size B	Document Number		Rev 1.2
Date:	Monday, December 22, 2008	Sheet	9 of 22


13,18,21,22 PME#

DESIGN NOTE: For wake on touch. PINDOWN output is not open collector. If other functions connect to PME* then additional circuitry is required. If feature is not required leave unconnected.




Title		
Schematic		
Size	Document Number	
B		
Date:	Monday, December 22, 2008	Sheet 11 of 22
		Rev 1.2



COMPACT FLASH CONNECTOR Master/Slave (Type II)



Title		
Schematic		
Size	Document Number	Rev
B		1.2
Date:	Monday, December 22, 2008	Sheet 12 of 22




Title		
Schematic		
Size	Document Number	Rev
B		1.2
Date:	Monday, December 22, 2008	Sheet 14 of 22




DESIGN NOTE:
LED is optional.


DESIGN NOTE: OPN's for the LX processor have a specified Vcore voltage of 1.25V or 1.20V. If using an OPN that has a Vcore of 1.2V then R3 should be 10K ohms.



DC POWER INPUT



RESET




Title		
Schematic		
Size B	Document Number	Rev 1.2
Date:	Monday, December 22, 2008	Sheet 15 of 22

DESIGN NOTE: Route PCI CLOCK trace 1.5 inches shorter than other PCI clocks. Length of PCI clock on MiniPCI cards will typically be 1.5 inches. Confirm with card manufacturer.

DESIGN NOTE: The signal CLK_PCI_0 needs to be added to the clock source page. Its source is from the series resistor connected to the signal PCI_CLK_0.


DESIGN NOTE: Off page signal symbols will need to be added to the Geode LX Processor Reference schematics for the REQ1# PCI0 and GNT1# PCI0 signals.




DESIGN NOTE: The PCI_PERR#, PCI_SERR# signals are unused by the Geode LX and must be pulled high.

DESIGN NOTE: Consult MiniPCI card manufacturer for any special design or layout considerations of MiniPCI slot to accommodate a particular MiniPCI card.


Title			
Schematic			
Size B	Document Number		Rev 1.2
Date:	Wednesday, December 24, 2008	Sheet 17 of 22	




Title		
Schematic		
Size	Document Number	Rev
		1.2
Date:	Monday, December 22, 2008	Sheet 19 of 22




IP175C CHIP




RESET



CLOCK




EEPROM







Signal Connect

Title			Schematic
Size	Document Number	Rev	
B		1.2	
Date:	Monday, December 22, 2008	Sheet	20 of 22






Note:MII0 PHY MODE MUST BE ADD
PULL LOW RESISTER




MDIX TRANSFORMER&RJ45 CIRCUITS

Option Setting

Title Schematic			
Size B	Document Number		Rev 1.2
Date: Monday, December 22, 2008	Sheet 21	of 22	



POWER CIRCUITS



Bypass Cap.

Title		
Schematic		
Size	Document Number	Rev
B		1.2
Date:	Monday, December 22, 2008	Sheet 22 of 22