






[illegible]

<IDEN RFU Top View>





<IDEN RFU Bottom view>

CDMA RFU




< CDMA RFU Top view>




<CDMA RFU Bottom view>

MCU




< MCU Top view >




< MCU Bottom view >

Interface Board



<Interface Board Top view>




<Interface Board Bottom view>


PD




< PD Front view>



<PD Top view>



<PD PCB Top view>



<PD PCB Bottom view>

[PD PCB]

3. EHU




<EHU Front view>



<EHU Rear view>





<EHU Top view>



<The inside of EHU>


- EHU RFU
- MCU
- Interface Board
- PSU

* EHU RFU *




<EHU RFU Top view>

*** MCU ***




<Top view>



<Bottom view>


*** Interface Board ***




<Interface Top view>

- ① Interface Board of the communication EHU with MHU
- ② Interface Board of the communication EHU With RU

① Interface Board of the communication EHU with MHU




<Top view>




<Bottom view>

② Interface Board of the communication EHU with RU




<Top view>



<Bottom view>

PSU



4. POE




<Front view>



<Rear view>



<Top view>




<Inside of the POE>


PSE

PSU

PSE



<Top view>



<Bottom view>

PSU

