

UMTDR 27CV01

1.700UL PAM on/off
2.700UL PD
3.800UL PAM on/off
4.800UL PD
5.6, 9, 10 GND
7.8 Vcc(5.6V)

```
<<Con1,2,4,5
1,ATT CLK; 2,ATT DATA
4,DL ATT1; 5,DL ATT2
7,UL ATT1; 8,UL ATT2
9,TEMP(for Con1)
10,DL on/off; 11,UL on/off
12,13,Vcc 3.9V; 14,GND
3,6,NC
```

1. 1900UL PAM on/off
2. 1900UL PD
3. 1721UL PAM on/off
4. 1721UL PD
5. 6.9.10 GND
7.8 Vcc(5.6V)

T:700M DL OUT
(To PAM)
B:700M DL IN
(From D-Filter)

Con1(700M)

T:700M UL OUT
 To D-Filter)
 B:700M UL IN
 From S-Filter)

800M UL OUT
To D-Filter)
800M UL IN
(From S-Filter)

Con2(800M)

800M DL OUT
to PAM)
800M DL IN
(from D-Filter)

1900M DL OUT
to PAM)
1900M DL IN
(from D-Filter)

014(1900M)

9900M UL OUT
D-Filter)
9900M UL IN
om S-Filter)

721M UL OUT
D-Filter)
721M UL IN
om S-Filter)

ms(1721M)

721M DL IN
om D-Filter)
(PAM)

700M DL IN (From FPGA)

700M DL OUT
(To FPGA)

700M UL1 OUT
(To FPGA)

700M UL1 IN (From FPGA)

(From FPGA)

800M UL 001 (To FPGA)

800M DL 001 (To FPGA)

800M DL IN (From FPGA)

(From FPGA)

(TO FPGA)

(To FPGA)

1900M DL IN
From FPGA)

From FPGA)

TM UL 001
(To FPGA)

1

(from FPGA)

