

Mobile Diamondville Single Core Processor for Napa Small Form Factor with Intel 945GSE Express Chipset

Customer Reference Schematics

For Malata 81004

February 2008


Revision 1.4

Intel Confidential



MALATA			
Title			
Cover			
Size	Document Number		Rev
B	81005		R1.4
Date:	Thursday, June 05, 2008	Sheet	1 of 41

PB# E23308-002
PBA# E23306-200



Voltage Rails

Power Plane	Description	Voltage	S0	S3	S4	S5
DCIN	Adapter power supply	19V	✓	✓	✓	✓
+VBATA	Battery power	6-8.4V	✓	✓	✓	✓
+VCC_CORE	Core voltage for CPU	0.5-1.2V	✓	✗	✗	✗
+V1.05S	Chipset Power Rail	1.05V	✓	✗	✗	✗
+V0.9	0.9V Reserved for DDR2 SSTL Term and COMP	0.9V	✓	✓	✗	✗
+V1.8	DDR2 SM	1.8V	✓	✓	✗	✗
+V1.5S	Chipset Power Rail	1.5V	✓	✗	✗	✗
+V2.5S	Chipset Int Gfx Power Rail	2.5V	✓	✗	✗	✗
+V3.3A_KSC	For EC	3.3V	✓	✓	✓	✓
+V3.3A	Peripheral Circuit	3.3V	✓	✓	✗	✗
+V3.3S	Peripheral Circuit	3.3V	✓	✗	✗	✗
+V5A	Peripheral Circuit	5V	✓	✓	✓	✗
+V5S	Peripheral Circuit	5V	✓	✗	✗	✗
+V15A	3.3V and 5V power rail gate power	15V	✓	✓	✓	✗

✓ ON
✗ OFF


CPU Core Power VID

Vcc Boot Voltage typical is 1.1V							
VID6	VID5	VID4	VID3	VID2	VID1	VID0	Vcc (V)
0	0	1	1	0	0	0	1.2000
0	0	1	1	0	0	1	1.1875
0	0	1	1	0	1	0	1.1750
1	0	0	1	1	1	0	0.5250
1	0	0	1	1	1	1	0.5125
1	0	1	0	0	0	0	0.5000

Net Naming Conventions

Suffix
= Active Low Signal
Prefix
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)

PCB Footprints



I²C / SMB Addresses

Device	Address	Hex	Bus
Clock Generator	1101 001x	D2	SMB_ICH_S
SO-DIMM0	1010 000x	A0	SMB_ICH_S
PCIE Mini Slot	TBD	TBD	SMB_ICH_A
CPU Thermal Sensor	1001 100x	98	SMB_EC_S
CPU Thermal Sensor*	1001 100b	4C	SMB_EC_A
Battery	TBD	TBD	SMB_EC_A
TPM Header	TBD	TBD	SMB_ICH_S
XDP	TBD	TBD	SMB_GMS_S

Jumper / Switch Settings

Jumper	Default	Description
PG1	Open	+V3.3S to LCD VDD
PG2	Short	DC IN
PG3	Short	DC IN
PG4	Short	+V3.3A Source
PG5	Short	+V3.3A Source
PG6	Short	+V5A Source
PG7	Short	+V5A Source
PG8	Short	+V1.05 Source(+V5A input)
PG9	Short	+V0.9 Source(+V1.8)
PG10	Open	+V0.9 Source(+V1.05S)
PG11	Short	+VCC_CORE Source(+VBAT)
PG12,PG15	Open	+VCC_CORE Source(+V5A)
PG13	Open	CMOS Clear
PG14	Open	Reserved for the LCD Gama power source
PG16,PG17	Open	Reserved for the Wlmax card with PCI ECN Power input change
PG18	Short	For older version Mini card
PG19/PG20	Open	Reserved for the Mic Reference input
PS1	Open	+V5S to LCD LED back light
PS2	Short	+VBAT to LCD CCFL Inverter
PS3	Short	+VBAT Input
PS4	Short	+VBAT Input
PS5	Short	+V3.3A Output
PS6	Short	+V5A Output
PS7	Short	+V1.05S Output
PS8	Short	+V1.5S Output
PS9	Short	+V1.8 Output
PS10	Short	+VCC_CORE Output
PS11	Short	+VCC_CORE Output
J35	All Open	CPU VID Selection
J37	1-x	Boot BIOS selection
J43	1-x	EC test mode select, if short 1-2, all IO should force to floating


LEDs and Switches

LED	Page	Reference
VID0	37	CR30
VID1	37	CR31
VID2	37	CR32
VID3	37	CR33
VID4	37	CR34
VID5	37	CR35
VID6	37	CR36
Num Lock	30	CR13
Caps Lock	30	CR12
Power on	30	CR29
Battery full	30	CR11
Batter charging	30	CR11
HDD	30	CR14
WL	30	CR15



Switch	Default	Description	Page
SW1		Power Button	31
SW2		Touchpad Left Button	31
SW3		Touchpad Right Button	31
U26		Lid SW	30


Power States





SIGNAL	PM_EN_5VA_3VA#	PM_SL_P_S#	PM_SL_P_SS#	+V*A	+V*	+V*S	Clocks
STATE							
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	HIGH	HIGH	LOW	ON	ON	OFF	OFF
S4 (Suspend To Disk)	HIGH	LOW	LOW	ON	OFF	OFF	OFF
S5 / Soft OFF	LOW	LOW	LOW	OFF	OFF	OFF	OFF




MALATA		
Title Power on block		
Size B	Document Number 81005	Rev R1.4
Date: Thursday, June 05, 2008	Sheet 4	of 41












[6] H_DW[63:0]





HOST



cal_sff





















ICH7 internal VccSus1.05 enable strap

	INTVRMEN	R98	R99
Enable (default)	1	STUFF	UNSTUFF
Disable	0	UNSTUFF	STUFF













CPU, MCH and XDP BCLK FREQUENCY SELECTION TABLE				
FSC	FSB	FSA	Host Clock frequency MHz	
BSEL2	BSEL1	BSEL0		
1	0	1	100	
0	0	1	133	
0	1	1	166	
0	1	0	200	
0	0	0	266	
1	0	0	333	
1	1	0	400	
1	1	1	Reserved	




[8,10,11,12,14,15,16,17,18,20,22,23,25,27,28,30,31,32,34,37,38,39]



预留








[15,16,17,18,25,26,30,32,34,35,36,37,39]





Panel ID Table

PID1	PID0	LCD Panel Type
0	0	8inch w/ LVDS Interface(CMPC used)
0	1	10inch w/ LVDS Interface(CMPC used)
1	0	
1	1	












FAB ID Strapping Table


FAB_REV ID				BOARD FAB
FAB_REV_ID03	FAB_REV_ID02	FAB_REV_ID01	FAB_REV_ID00	
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16



















T1_IN#=2.8V
T1_IN#=2.53V
T1_IN#=1.65V
T1_IN#=0.56V






Input	Output	S2	S1	S0
A	C	1	1	0
B	C	1	1	1
A	D	1	1	1
B	D	1	1	0



LOCATE NEAR PIN33 OF MAX8796







差分信号，注意按差分信号的要求走线。

布板要求:

1. 五个测试点 P+ B- PGM SCL SDA 都放在同一层，
2. 加粗的线为大电流走线 (1.6A)
3. 差分信号走线要注意.
4. 拼版按8拼1

Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Friday, May 23, 2008	Sheet 1 of 1