

# Approval Sheet

## (產品承認書)

產品名稱 (Product)	<u>Bluetooth Low Energy Module</u>
產品型號 (Model No.)	<u>MDBT53 (Chip Antenna)</u>
	<u>MDBT53 – P (PCB Antenna)</u>
	<u>MDBT53 – U (u.FL Connector)</u>



# Index

<b>1. Overall Introduction .....</b>	<b>3</b>
1.1. Application .....	3
1.2. Features .....	4
<b>2. Product Dimension .....</b>	<b>6</b>
2.1. PCB Dimensions & Pin Indication.....	6
2.2. Recommended Layout of Solder Pad .....	8
2.3. RF Layout Suggestion (aka Keep-Out Area) .....	12
2.4. Footprint & Design Guide .....	15
2.5. Pin Assignment.....	16
<b>3. Main Chip Solution.....</b>	<b>19</b>
<b>4. Specification .....</b>	<b>20</b>
4.1. Absolute Maximum Ratings .....	20
4.2. Operating Conditions .....	20
4.3. Electrical Specifications .....	21
4.4. Application CPU Performance .....	23
4.5. Network CPU Performance .....	24
4.6. Power Management.....	24
<b>5. FCC Compliance.....</b>	<b>33</b>
<b>6. IC Caution .....</b>	<b>36</b>
<b>7. NCC 警語 .....</b>	<b>38</b>

# 1. Overall Introduction

Raytac's MDBT53 & MDBT53-P is a BT 5.2 stack (Bluetooth low energy or BLE) module designed based on **Nordic nRF5340 SoC solution**, which incorporates: **GPIO, SPI, UART, TWI, I2S, PDM, PWM, ADC, NFC** and **USB** interfaces for connecting peripherals and sensors.

Features:

1. Embedded 2.4GHz transceiver supports Bluetooth 5.2 (  Bluetooth<sup>®</sup> ), IEEE 802.15.4 (  THREAD & Zigbee) & 2.4Ghz RF & ANT+ upon customer's preference.
2. Compact size with **(L) 14.3 x (W) 9.3 x (H) 1.85 or 1.6 mm**.
3. Low power requirements, ultra-low peak, average and idle mode power consumption.
4. Be compatible with a large installed base of mobile phones, tablets and computers.
5. Fully coverage of BLE software stack.
6. BLE & RF transmission switching helps products fit all operation system and most hardware.

## 1.1. Application

- Advanced computer peripherals and I/o devices
  - Multi-touch trackpad
- Advanced wearables
  - Health / fitness sensor and monitor devices
  - Wireless payment enabled devices.
- Wireless audio devices
  - Bluetooth Low Energy Audio
  - True wireless earbuds
  - Headphones, microphones and speakers
- Internet of Things (IoT)
  - Smart home sensors and controllers
  - Industrial IoT sensors and controllers
- Interactive entertainment devices
  - Remote controls
  - Gaming controllers
- Professional Lighting
  - Wireless connected luminaire

## 1.2. Features

- Supply voltage range 1.7V to 5.5V
- 1.8 V to 3.3 V regulated supply for external components
- Single 32 MHz crystal operation
- 48 general purpose I/O pins
- Operating temperature from -40 to +105°C


### **Network Core**

- ARM® Cortex®-M33 with TrustZone® technology
- 64 MHz operation
- 256 kB flash
- 64 kB low leakage RAM
- Bluetooth® 5.2, IEEE 802.15.4-2006, 2.4 GHz transceiver
  - -98 dBm sensitivity in 1 Mbps Bluetooth Low Energy mode
  - -104 dBm sensitivity in 125 kbps Bluetooth Low Energy mode (long range)
  - -101 dBm sensitivity in IEEE 802.15.4
  - -20 to +3 dBm configurable TX power
- On-air compatible with nRF52, nRF51, nRF24L, and nRF24AP Series
- Supported data rates:
  - Bluetooth 5.2 - 2 Mbps, 1 Mbps, 500 kbps, and 125 kbps
  - IEEE 802.15.4-2006 - 250 kbps
  - Proprietary 2.4 GHz - 2 Mbps, 1 Mbps
- Angle of Arrival (AoA) and Angle of Departure (AoD) direction finding
- 128-bit AES/ECB/CCM/AAR co-processor (on-the-fly packet encryption)
- SPI master/slave with EasyDMA
- I2C compatible two-wire master/slave with EasyDMA
- UART (CTS/RTS) with EasyDMA
- Up to 3x 32-bit timer with counter mode
- Up to 2x real-time counter (RTC)

### **Application Core**

- ARM® Cortex®-M33 with TrustZone® technology
- 128 MHz or 64 MHz operation
- Single-precision floating-point unit (FPU)
- Digital signal processing (DSP) instructions
- 1 MB flash and 512 kB low leakage RAM

- ARM TrustZone CryptoCell™-312 security subsystem
- USB 2.0 full speed (12Mbps) controller
- QSPI peripheral for communicating with an external flash memory device
- Near field communication (NFC-A) tag with wake-on field
- Up to 5x SPI master/slave with EasyDMA
- Up to 4x I2C compatible two-wire master/slave with EasyDMA
- Up to 4x UART (CTS/RTS) with EasyDMA
- Audio peripherals: I2S, digital microphone interface (PDM)
- Up to 4x pulse width modulator (PWM) units with EasyDMA
- 12-bit, 200 ksps ADC with EasyDMA - eight configurable channels with programmable gain
- Up to 3x 32-bit timer with counter mode
- Up to 2x 24-bit real-time counter (RTC)
- Up to 2x Quadrature decoder (QDEC)




## 2. Product Dimension

### 2.1. PCB Dimensions & Pin Indication

- **MDBT53**


<b>PCB Size (in mm)</b>			
	<b>Min.</b>	<b>Norm</b>	<b>MAX.</b>
<b>L</b>		<b>14.3</b>	
<b>W</b>	<b>- 0.15</b>	<b>9.3</b>	<b>+ 0.2</b>
<b>H</b>		<b>1.85</b>	



Top (Unit: mm)

• **MDBT53-P**


PCB Size (in mm)			
	Min.	Norm	MAX.
L		14.3	
W	- 0.15	9.3	+ 0.2
H		1.6	



Top (Unit: mm)


## 2.2. Recommended Layout of Solder Pad

*Graphs are all in Top View, Unit in mm.*





No ground pad





Toplayer no ground pad





Top View (Unit : mm)

recommended solder pad layout


## 2.3. RF Layout Suggestion (aka Keep-Out Area)

Please follow below instruction to have better wireless performance. Make sure to keep the “No-Ground-Pad” as wider as you can when there is no enough space in your design.

No Ground Pad should be included in the corresponding position of the antenna in **EACH LAYER**.


Place the module towards the edge of PCB to have better performance than placing it on the center.

Welcome to send us your layout in PDF for review at [service@raytac.com](mailto:service@raytac.com) or your contact at Raytac with title “Layout reviewing – Raytac Model No. – YOUR company’s name”.




**Top layer**

Please add via holes in GROUND area as many as possible, especially around the four corners.



Top layer


No Ground-Pad Area




Bottom layer

Examples of “**NOT RECOMMENDED**” layout


 where should be NO-GROUND area



 where should be NO-GROUND area



If there is limited space for layout, the module can be put on the **upper right corner** to minimize the layout space.



## 2.4. Footprint & Design Guide

Please visit "[Support](#)" page of our website to download. The package includes footprint, 2D/3D drawing, reflow graph/solder profile and recommended spec for external 32.768khz.

## 2.5. Pin Assignment

Pin No.	Name	Pin Function	Description
(1)	<b>GND</b>	Power	Ground
(2)	<b>SWCLK</b>	Debug	Serial wire debug I/O for debug and programming
(3)	<b>P1.08</b>	Digital I/O	General-purpose I/O
(4)	<b>SWDIO</b>	Debug	Serial wire debug I/O for debug and programming
(5)	<b>P0.27</b>	Digital I/O	General-purpose I/O
	<b>AIN6</b>	Analog input	Analog input
(6)	<b>nRESET</b>	Reset	Pin RESET with internal pull-up resistor
(7)	<b>P0.26</b>	Digital I/O	General-purpose I/O
	<b>AIN5</b>	Analog input	Analog input
(8)	<b>P0.24</b>	Digital I/O	General-purpose I/O
(9)	<b>P0.25</b>	Digital I/O	General-purpose I/O
	<b>AIN4</b>	Analog input	Analog input
(10)	<b>P1.06</b>	Digital I/O	General-purpose I/O
(11)	<b>P1.04</b>	Digital I/O	General-purpose I/O
(12)	<b>P0.21</b>	Digital I/O	General-purpose I/O
(13)	<b>P0.20</b>	Digital I/O	General-purpose I/O
(14)	<b>P0.19</b>	Digital I/O	General-purpose I/O
(15)	<b>P0.12</b>	Digital I/O	General-purpose I/O
	<b>DCX</b>	DCX for SPIM4	Dedicated pin for high-speed SPI
(16)	<b>P0.18</b>	Digital I/O	General-purpose I/O
	<b>CSN</b>	CSN for QSPI	Dedicated pin for Quad SPI
(17)	<b>P0.11</b>	Digital I/O	General-purpose I/O
	<b>CSN</b>	CSN for SPIM4	Dedicated pin for high-speed SPI
(18)	<b>P0.10</b>	Digital I/O	General-purpose I/O
	<b>MISO</b>	MISO for SPIM4	Dedicated pin for high-speed SPI
(19)	<b>P0.09</b>	Digital I/O	General-purpose I/O
	<b>MOSI</b>	MOSI for SPIM4	Dedicated pin for high-speed SPI
(20)	<b>P0.07</b>	Digital I/O	General-purpose I/O
	<b>AIN3</b>	Analog input	Analog input



Pin No.	Name	Pin Function	Description
(21)	P0.13	Digital I/O	General-purpose I/O
	IO0	IO0 for QSPI	Dedicated pin for Quad SPI
(22)	P1.05	Digital I/O	General-purpose I/O
(23)	P0.15	Digital I/O	General-purpose I/O
	IO2	IO2 for QSPI	Dedicated pin for Quad SPI
(24)	GND	Power	Ground
(25)	P0.22	Digital I/O	General-purpose I/O
(26)	P0.17	Digital I/O	General-purpose I/O
	SCK	SCK for QSPI	Dedicated pin for Quad SPI
(27)	P0.14	Digital I/O	General-purpose I/O
	IO1	IO1 for QSPI	Dedicated pin for Quad SPI
(28)	P0.16	Digital I/O	General-purpose I/O
	IO3	IO3 for QSPI	Dedicated pin for Quad SPI
(29)	P0.08	Digital I/O	General-purpose I/O
	SCK	SCK for SPIM4	Dedicated pin for high-speed SPI
(30)	P0.03	Digital I/O	General-purpose I/O
	NFC2	NFC input	NFC antenna connection
(31)	P1.03	Digital I/O	General-purpose I/O
	TWI	TWI 1 Mbps	High-speed pin for 1 Mbps TWI
(32)	P0.02	Digital I/O	General-purpose I/O
	NFC1	NFC input	NFC antenna connection
(33)	P1.02	Digital I/O	General-purpose I/O
	TWI	TWI 1 Mbps	High-speed pin for 1 Mbps TWI
(34)	P0.00	Digital I/O	General-purpose I/O
	XL1	Analog input	Connection for 32.768 kHz crystal
(35)	P0.06	Digital I/O	General-purpose I/O
	AIN2	Analog input	Analog input
(36)	P0.01	Digital I/O	General-purpose I/O
	XL2	Analog input	Connection for 32.768 kHz crystal

Pin No.	Name	Pin Function	Description
(37)	P0.04	Digital I/O	General-purpose I/O
	AIN0	Analog input	Analog input
(38)	VDD	Power	Power supply
(39)	P0.05	Digital I/O	General-purpose I/O
	AIN1	Analog input	Analog input
(40)	DCCH	Power	DC/DC converter output
(41)	VDDH	Power	High voltage power supply
(42)	GND	Power	Ground
(43)	P1.01	Digital I/O	General-purpose I/O
(44)	VBUS	Power	5V input for USB 3.3V regulator
(45)	P1.00	Digital I/O	General-purpose I/O
(46)	D+	Digital I/O	USB D+
(47)	P1.15	Digital I/O	General-purpose I/O
(48)	D-	Digital I/O	USB D-
(49)	P1.14	Digital I/O	General-purpose I/O
(50)	DCCD	Power	DC/DC converter output
(51)	P1.13	Digital I/O	General-purpose I/O
(52)	DECD	Power	Digital regulator supply decoupling
(53)	P1.12	Digital I/O	General-purpose I/O
(54)	DCC	Power	DC/DC converter output
(55)	P1.11	Digital I/O	General-purpose I/O
(56)	P0.31	Digital I/O	General-purpose I/O
(57)	P0.30	Digital I/O	General-purpose I/O
(58)	DECR	Power	Regulator supply decoupling
(59)	P1.10	Digital I/O	General-purpose I/O
(60)	P0.28	Digital I/O	General-purpose I/O
	AIN7	Analog input	Analog input
(61)	GND	Power	Ground

Pin No.	Name	Pin Function	Description
(62)	P0.23	Digital I/O	General-purpose I/O
(63)	P1.07	Digital I/O	General-purpose I/O
(64)	P1.09	Digital I/O	General-purpose I/O
(65)	P0.29	Digital I/O	General-purpose I/O

### 3. Main Chip Solution

RF IC	Crystal Frequency
Nordic NRF5340	32MHZ / CL = 8pF / 20ppm

*32MHz crystal is already inside the module. The module does NOT include external capacitor of 32MHZ. Please follow below instruction to enable FW setting of internal capacitor.*

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID																												B	A A A A A			
Reset 0x00000000	0 0																															
ID	R/W	Field	Value ID	Value	Description																											
A	RW	CAPVALUE			Value representing capacitance, calculated using provided equation																											
B	RW	ENABLE	Disabled	0	Capacitor disabled (use external caps)																											
			Enabled	1	Capacitor enabled																											

**Decimal:** 268

**Hexadecimal:** 0x0000010c

**Binary:** 0b0000000000000000000000000100001100

*SDK Default setting: B =1, internal capacitor enable / A = 01100*

## 4. Specification

Any technical spec shall refer to Nordic's official documents as final reference. Contents below are from "[nRF5340 Objective Production Specification v1.1](#)", please click to download full spec.

### 4.1. Absolute Maximum Ratings

	Min.	Max.	Unit
<b>Supply voltages</b>			
VDD	-0.3	+3.9	V
VDDH	-0.3	+5.8	V
VBUS	-0.3	+5.8	V
VSS		0	V
<b>I/O pin voltage</b>			
$V_{I/O}$ , VDD $\leq$ 3.6 V	-0.3	VDD + 0.3	V
$V_{I/O}$ , VDD > 3.6 V	-0.3	3.9	V
<b>Environmental aQFN package</b>			
Storage temperature	-40	+125	°C
Moisture Sensitivity Level (MSL)		2	
ESD Human Body Model (HBM)		2 (all pins except DECR and DECN, rated at 1.4 kV)	kV
ESD Charged Device Model (CDM)		500	V
<b>Flash memory</b>			
Endurance	10 000 write/erase cycles		
Retention	10 years at 40°C		

### 4.2. Operating Conditions

Symbol	Parameter	Min.	Nom.	Max.	Units
VDD	VDD supply voltage, independent of DCDC enable	1.7	3.0	3.6	V
VDDH	VDDH supply voltage, independent of DCDC enable	2.5	3.7	5.5	V
VBUS	VBUS USB supply voltage	4.35	5.0	5.5	V
TA	Operating temperature	-40	25	105	°C

## 4.3. Electrical Specifications

### 4.3.1. General Radio Characteristics

Symbol	Description	Min.	Typ.	Max.	Units
$f_{OP}$	Operating frequencies	2360		2500	MHz
$f_{PLL,CH,SP}$	PLL channel spacing		1.0		MHz
$f_{DELTA,1M}$	Frequency deviation @ 1 Mbps		$\pm 170$		kHz
$f_{DELTA,BLE,1M}$	Frequency deviation @ Bluetooth LE 1 Mbps		$\pm 250$		kHz
$f_{DELTA,2M}$	Frequency deviation @ 2 Mbps		$\pm 320$		kHz
$f_{DELTA,BLE,2M}$	Frequency deviation @ Bluetooth LE 2 Mbps		$\pm 500$		kHz
$f_{skBPS}$	On-the-air data rate	125		2000	kbps
$f_{chip, IEEE 802.15.4}$	Chip rate in IEEE 802.15.4 mode		2000		kchip/s

### 4.3.2. Radio Current Consumption (Transmitter)

Symbol	Description	Min.	Typ.	Max.	Units
$I_{TX,PLUS3dBm,DCDC}$	TX only run current DC/DC, 3 V, $P_{RF} = +3$ dBm		5.1		mA
$I_{TX,PLUS3dBm}$	TX only run current $P_{RF} = +3$ dBm		11.3		mA
$I_{TX,0dBm,DCDC}$	TX only run current DC/DC, 3 V, $P_{RF} = 0$ dBm		3.4		mA
$I_{TX,0dBm}$	TX only run current $P_{RF} = 0$ dBm		9.1		mA
$I_{TX,MINUS4dBm,DCDC}$	TX only run current DC/DC, 3 V, $P_{RF} = -4$ dBm		2.7		mA
$I_{TX,MINUS4dBm}$	TX only run current $P_{RF} = -4$ dBm		7.2		mA
$I_{TX,MINUS8dBm,DCDC}$	TX only run current DC/DC, 3 V, $P_{RF} = -8$ dBm		2.2		mA
$I_{TX,MINUS8dBm}$	TX only run current $P_{RF} = -8$ dBm		5.8		mA
$I_{TX,MINUS12dBm,DCDC}$	TX only run current DC/DC, 3 V, $P_{RF} = -12$ dBm		2.0		mA
$I_{TX,MINUS12dBm}$	TX only run current $P_{RF} = -12$ dBm		5.0		mA
$I_{TX,MINUS16dBm,DCDC}$	TX only run current DC/DC, 3 V, $P_{RF} = -16$ dBm		1.8		mA
$I_{TX,MINUS16dBm}$	TX only run current $P_{RF} = -16$ dBm		4.5		mA
$I_{TX,MINUS20dBm,DCDC}$	TX only run current DC/DC, 3 V, $P_{RF} = -20$ dBm		1.7		mA
$I_{TX,MINUS20dBm}$	TX only run current $P_{RF} = -20$ dBm		4.2		mA
$I_{TX,MINUS40dBm,DCDC}$	TX only run current DC/DC, 3 V, $P_{RF} = -40$ dBm		1.5		mA
$I_{TX,MINUS40dBm}$	TX only run current $P_{RF} = -40$ dBm		3.8		mA
$I_{START,TX,DCDC}$	TX start-up current DC/DC, 3 V, $P_{RF} = 4$ dBm		2.4		mA
$I_{START,TX}$	TX start-up current, $P_{RF} = 4$ dBm		5.4		mA

### 4.3.3. Radio Current Consumption (Receiver)

Symbol	Description	Min.	Typ.	Max.	Units
$I_{RX,1M,DCDC}$	RX only run current DC/DC, 3 V, 1 Mbps/1 Mbps Bluetooth LE mode		2.7		mA
$I_{RX,1M}$	RX only run current LDO, 3 V, 1 Mbps/1 Mbps Bluetooth LE mode		6.7		mA
$I_{RX,2M,DCDC}$	RX only run current DC/DC, 3 V, 2 Mbps/2 Mbps Bluetooth LE mode		3.1		mA
$I_{RX,2M}$	RX only run current LDO, 3 V, 2 Mbps/2 Mbps Bluetooth LE mode		7.9		mA
$I_{START,RX,1M,DCDC}$	RX start-up current DC/DC, 3 V, 1 Mbps/1 Mbps Bluetooth LE mode	..	..	..	mA
$I_{START,RX,1M}$	RX start-up current 1 Mbps/1 Mbps Bluetooth LE mode	..	..	..	mA

### 4.3.4. Transmitter Specification

Symbol	Description	Min.	Typ.	Max.	Units
$P_{RF}$	Maximum output power		3.0		dBm
$P_{RFC}$	RF power control range		23.0		dB
$P_{RFCR}$	RF power accuracy		$\pm 2$		dB
$P_{RF1,1}$	1st Adjacent Channel Transmit Power 1 MHz (1 Mbps)		-24		dBc
$P_{RF2,1}$	2nd Adjacent Channel Transmit Power 2 MHz (1 Mbps)		-52		dBc
$P_{RF1,2}$	1st Adjacent Channel Transmit Power 2 MHz (2 Mbps)		-25		dBc
$P_{RF2,2}$	2nd Adjacent Channel Transmit Power 4 MHz (2 Mbps)		-50		dBc
$E_{vm}$	Error vector magnitude in IEEE 802.15.4 mode	..	..	..	%rms
$P_{harm2nd, IEEE 802.15.4}$	2nd harmonics in IEEE 802.15.4 mode		-51		dBm
$P_{harm3rd, IEEE 802.15.4}$	3rd harmonics in IEEE 802.15.4 mode		-51		dBm

### 4.3.5. RSSI Specifications

Symbol	Description	Min.	Typ.	Max.	Units
$RSSI_{ACC}$	RSSI accuracy		$\pm 2$		dB
$RSSI_{RESOLUTION}$	RSSI resolution		1		dB
$RSSI_{PERIOD}$	RSSI sampling time from $RSSI\_START$ task		0.25		$\mu s$
$RSSI_{SETTLE}$	RSSI settling time after signal level change		15		$\mu s$

## 4.3.6. Receiver Operation

Symbol	Description	Min.	Typ.	Max.	Units
P <sub>RX,MAX</sub>	Maximum received signal strength at < 0.1% PER		0		dBm
P <sub>SENS,IT,1M</sub>	Sensitivity, 1 Mbps nRF mode ideal transmitter <sup>12</sup>		-95		dBm
P <sub>SENS,IT,2M</sub>	Sensitivity, 2 Mbps nRF mode ideal transmitter <sup>12</sup>		-92		dBm
P <sub>SENS,IT,SP,1M,BLE</sub>	Sensitivity, 1 Mbps Bluetooth LE ideal transmitter, packet length ≤ 37 bytes BER = 1E-3 <sup>13</sup>		-98		dBm
P <sub>SENS,IT,LP,1M,BLE</sub>	Sensitivity, 1 Mbps Bluetooth LE ideal transmitter, packet length ≥ 128 bytes BER = 1E-4 <sup>14</sup>		-97		dBm
P <sub>SENS,IT,SP,2M,BLE</sub>	Sensitivity, 2 Mbps Bluetooth LE ideal transmitter, packet length ≤ 37 bytes		-95		dBm
P <sub>SENS,IT,BLE LE125k</sub>	Sensitivity, 125 kbps Bluetooth LE mode		-104		dBm
P <sub>SENS,IT,BLE LE500k</sub>	Sensitivity, 500 kbps Bluetooth LE mode		-100		dBm
P <sub>SENS,IEEE 802.15.4</sub>	Sensitivity in IEEE 802.15.4 mode		-101		dBm

<sup>12</sup> Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1...7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

<sup>13</sup> As defined in the *Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume)*.

<sup>14</sup> Equivalent BER limit < 10E-04.

## 4.4. Application CPU Performance

Symbol	Description	Min.	Typ.	Max.	Units
W <sub>FLASH128</sub>	CPU wait states, running CoreMark at 128 MHz from flash, cache disabled			4	
W <sub>FLASHCACHE128</sub>	CPU wait states, running CoreMark at 128 MHz from flash, cache enabled			5	
W <sub>RAM128</sub>	CPU wait states, running CoreMark at 128 MHz from RAM		0		
W <sub>FLASH64</sub>	CPU wait states, running CoreMark at 64 MHz from flash, cache disabled			5	
W <sub>FLASHCACHE64</sub>	CPU wait states, running CoreMark at 64 MHz from flash, cache enabled			6	
W <sub>RAM64</sub>	CPU wait states, running CoreMark at 64 MHz from RAM		0		
CM <sub>FLASHCACHE128</sub>	CoreMark, running from flash, cache enabled, HFXO128M		514		CoreMark
CM <sub>FLASH128/MHz</sub>	CoreMark per MHz, running from flash, cache enabled, HFXO128M		4.0		CoreMark/MHz
CM <sub>FLASH128/mA</sub>	CoreMark per mA, running from flash, cache enabled, DCDC 3V, HFXO128M		66		CoreMark/mA
CM <sub>FLASHCACHE64</sub>	CoreMark, running from flash, cache enabled, HFXO64M		257		CoreMark
CM <sub>FLASH64/MHz</sub>	CoreMark per MHz, running from flash, cache enabled, HFXO64M		4.0		CoreMark/MHz
CM <sub>FLASH64/mA</sub>	CoreMark per mA, running from flash, cache enabled, DCDC 3V, HFXO64M		72.5		CoreMark/mA



## 4.5. Network CPU Performance

Symbol	Description	Min.	Typ.	Max.	Units
W <sub>FLASH</sub>	CPU wait states, running from flash, cache disabled	0		4	
W <sub>FLASHCACHE</sub>	CPU wait states, running from flash, cache enabled	0		5	
W <sub>RAM</sub>	CPU wait states, running from RAM		0		
CM <sub>FLASHCACHE</sub>	CoreMark, running from flash, cache enabled		244		CoreMark
CM <sub>FLASH/MHz</sub>	CoreMark per MHz, running from flash, cache enabled		3.8		CoreMark/ MHz
CM <sub>FLASH/mA</sub>	CoreMark per mA, running from flash, cache enabled		101		CoreMark/ mA

## 4.6. Power Management

### 4.6.1. Sleep

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>ON_IDLE1</sub>	System ON, 0 kB application RAM, wake on any event		1.3		uA
I <sub>ON_IDLE1,LDO</sub>	System ON, 0k application RAM, wake on any event, regulator = LDO		3.3		uA
I <sub>ON_IDLE2</sub>	System ON, wake on any event		1.3		uA
I <sub>ON_IDLE2,LDO</sub>	System ON, wake on any event, regulator = LDO		3.4		uA
I <sub>ON_IDLE3</sub>	System ON, wake on any event, power-fail comparator enabled		1.3		uA
I <sub>ON_IDLE3,128MHz</sub>	System ON, wake on any event, power-fail comparator enabled, clock=HFINT128M		785		uA
I <sub>ON_IDLE4</sub>	System ON, wake on GPIOTE input (event mode, LATENCY=LowLatency)		48		uA
I <sub>ON_IDLE4_LP</sub>	System ON, wake on GPIOTE input (event mode, LATENCY=LowPower)		1.3		uA
I <sub>ON_IDLE5</sub>	System ON, wake on GPIOTE PORT event		1.3		uA
I <sub>ON_IDLE6</sub>	System ON, 0 kB application RAM, wake on RTC (running from LFXO clock)		1.5		uA
I <sub>ON_IDLE7</sub>	System ON, wake on RTC (running from LFXO clock)		1.5		uA
I <sub>ON_IDLE8</sub>	System ON, 0 kB application RAM, wake on RTC (running from LFXO clock), 5 V supply on VDDH, VREGH output = 3.3 V		1.7		uA
I <sub>ON_IDLE7</sub>	System ON, 0 kB network RAM, wake on network RTC (running from LFXO clock)		1.5		uA
I <sub>ON_IDLE8</sub>	System ON, 64 kB network RAM, wake on network RTC (running from LFXO clock)		1.7		uA



Symbol	Description	Min.	Typ.	Max.	Units
I <sub>ON_IDLE9</sub>	System ON, 0 kB application RAM, wake on RTC (running from LFRC clock)		2.1		uA
I <sub>ON_IDLE10</sub>	Both cores in System ON, wake on any event. VREQH=Disabled.		1.3		uA
I <sub>ON_IDLE10_VREQH</sub>	Both cores in System ON, wake on any event. VREQH=Enabled.		1.4		uA
I <sub>OFF0</sub>	System OFF, 0 kB application RAM, wake on reset		1.0		uA
I <sub>OFF0,LDO</sub>	System OFF, 0 kB application RAM, wake on reset; regulator = LDO		1.4		uA
I <sub>OFF1</sub>	System OFF, 0 kB application RAM, wake on LPCOMP		0.9		uA
I <sub>OFF2</sub>	System OFF, wake on reset		0.9		uA
I <sub>OFF3</sub>	System OFF, 0 kB application RAM, wake on reset, 5 V supply on VDDH, VREGH output = 3.3V		1.1		uA
I <sub>OFF3,LDO</sub>	System OFF, 0 kB application RAM, wake on reset, 5 V supply on VDDH, VREGH output = 3.3V; regulator = LDO		1.4		uA
I <sub>OFF4</sub>	System OFF, 512 kB application RAM + 64 kB network RAM, wake on reset		2.4		uA

## 4.6.2. Application CPU Running

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>APPCPU0</sub>	CPU running CoreMark from flash, regulator = LDO, clock = HFINT128M		15.5		mA
I <sub>APPCPU2</sub>	CPU running CoreMark from flash, clock = HFXO128M		8.0		mA
I <sub>APPCPU3</sub>	CPU running CoreMark from flash, clock = HFXO64M		3.6		mA
I <sub>APPCPU4</sub>	CPU running CoreMark from flash, clock = HFINT128M		7.8		mA
I <sub>APPCPU5</sub>	CPU running CoreMark from flash		3.3		mA
I <sub>APPCPU8</sub>	CPU running CoreMark from RAM, clock = HFINT128M		7.9		mA
I <sub>APPCPU9</sub>	CPU running CoreMark from RAM		3.4		mA
I <sub>APPCPU10</sub>	CPU running CoreMark from RAM, clock = HFXO128M		8.2		mA
I <sub>APPCPU11</sub>	CPU running CoreMark from RAM, clock = HFXO64M		3.6		mA

### 4.6.3. Network CPU Running

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>NETCPU0</sub>	CPU running CoreMark from flash, regulator = LDO		5.1		mA
I <sub>NETCPU1</sub>	CPU running CoreMark from flash		2.4		mA
I <sub>NETCPU2</sub>	CPU running CoreMark from flash, clock = HFXO64M		2.6		mA
I <sub>NETCPU3</sub>	CPU running CoreMark from RAM, regulator = LDO		4.3		mA
I <sub>NETCPU4</sub>	CPU running CoreMark from RAM		2.0		mA
I <sub>NETCPU5</sub>	CPU running CoreMark from RAM, clock = HFXO64M		2.2		mA

### 4.6.4. I2S Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>I2S0</sub>	I2S transferring data @ 2 x 16 bit x 16 kHz (CONFIG.MCKFREQ = 32MDIV63, CONFIG.RATIO = 32X), clock = HFXO64M		2000		uA
I <sub>I2S1</sub>	I2S transferring data @ 2 x 16 bit x 16 kHz (CONFIG.MCKFREQ = 510000, CONFIG.RATIO = 32X), clock = HFXO ACLK @ 12.288 MHz		2170		uA
I <sub>I2S2</sub>	I2S transferring data @ 2 x 16 bit x 48 kHz (CONFIG.MCKFREQ = 505286656, CONFIG.RATIO = 32X), clock = HFXO ACLK @ 12.288 MHz		2310		uA

## 4.6.5. NFCT Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>SENSE</sub>	System ON, current in SENSE STATE (this current does not apply when in NFC field)		1.3		uA
I <sub>ACTIVATED</sub>	System ON, current in ACTIVATED STATE, clock = HFXO64M		1080		uA

## 4.6.6. PDM Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>PDM,RUN</sub>	PDM receiving and processing data @ 1 Msps (RATIO = 64, PDMCLKCTRL = 135274496), stereo mode, clock = HFXO64M		655		uA
I <sub>PDM,RUN,ACLK</sub>	PDM receiving and processing data @ 1 Msps (RATIO = 64, PDMCLKCTRL = 343597056), stereo mode, HFXO ACLK = 12.288 MHz		1045		uA

## 4.6.7. PWM Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>PWM,RUN0</sub>	PWM running at 125 kHz, top = 10, duty = 50%		560		uA
I <sub>PWM,RUN1</sub>	PWM running at 16 MHz, top = 10, duty = 50%		560		uA
I <sub>PWM,RUN1,LDO</sub>	PWM running at 16 MHz, top = 10, duty = 50%; regulator = LDO		1035		uA
I <sub>PWM,RUN2</sub>	PWM running at 125 kHz, top = 10, duty = 50%, clock = HFXO64M		750		uA
I <sub>PWM,RUN3</sub>	PWM running at 16 MHz, top = 10, duty = 50%, clock = HFXO64M		755		uA

## 4.6.8. QDEC Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>QDEC,RUN</sub>	QDEC running		480		uA

## 4.6.9. QSPI Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>QSPI,IDLE</sub>	QSPI idle (enabled, but not activated)		45		uA
I <sub>QSPI,ACTIVE</sub>	QSPI active (activated, but not transferring data)		1790		uA
I <sub>QSPI,DATA</sub>	QSPI transferring data (activated, and transferring data to/from external flash memory), SCKFREQ = 96 MHz, quad mode, clock = HFXO192M		4430		uA

## 4.6.10. SAADC Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>SAADC,RUN</sub>	SAADC sampling @ 16 ksps, acquisition time = 20 us, clock = HFXO64M		980		uA
I <sub>SAADC,TASK</sub>	SAADC sampling @ 1 kHz from RTC in task mode, LPOP=LowLat, acquisition time = 20 us, clock = HFINT64M and LFXO		770		uA
I <sub>SAADC,TASK,LPOP</sub>	SAADC sampling @ 1 kHz from RTC in task mode, LPOP=LowPower, acquisition time = 20 us, clock = HFINT64M and LFXO		160		uA

## 4.6.11. Timer Running

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>TIMER0</sub>	One TIMER running @ 1 MHz		475		uA
I <sub>TIMER1</sub>	One TIMER running @ 1 MHz, clock = HFXO64M		670		uA
I <sub>TIMER2</sub>	One TIMER running @ 16 MHz		560		uA
I <sub>TIMER2,LDO</sub>	One TIMER running @ 16 MHz; regulator = LDO		1040		uA
I <sub>TIMER3</sub>	One TIMER running @ 16 MHz, clock = HFXO64M		750		uA
I <sub>TIMER3,LDO</sub>	One TIMER running @ 16 MHz, clock = HFXO64M; regulator LDO		1280		uA
I <sub>TIMER4</sub>	One TIMER running @ 16 MHz, clock = HFINT128M		750		uA
I <sub>NET,TIMER0</sub>	One network TIMER running @ 1 MHz		170		uA
I <sub>NET,TIMER1</sub>	One network TIMER running @ 1 MHz, clock = HFXO64M		400		uA
I <sub>NET,TIMER2</sub>	One network TIMER running @ 16 MHz		220		uA
I <sub>NET,TIMER3</sub>	One network TIMER running @ 16 MHz, clock = HFXO64M		445		uA

## 4.6.12. SPIM Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>SPIM0</sub>	SPIM transferring data @ 2 Mbps		935		uA
I <sub>SPIM1</sub>	SPIM transferring data @ 2 Mbps, clock = HFXO64M		1145		uA
I <sub>SPIM2</sub>	SPIM transferring data @ 8 Mbps		1705		uA
I <sub>SPIM3</sub>	SPIM transferring data @ 8 Mbps, clock = HFXO64M		1930		uA
I <sub>SPIM4</sub>	SPIM transferring data @ 32 Mbps		2115		uA
I <sub>SPIM5</sub>	SPIM transferring data @ 32 Mbps, clock = HFXO64M		2345		uA

## 4.6.13. SPIS Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>SPIS0</sub>	SPIS configured and idle (enabled, no CSN activity)		145		uA
I <sub>SPIS1</sub>	SPIS transferring data @ 2 Mbps		713		uA
I <sub>SPIS2</sub>	SPIS transferring data @ 2 Mbps, clock = HFXO64M		913		uA

## 4.6.14. TWIM Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>TWIM0</sub>	TWIM transferring data @ 100 kbps		965		uA
I <sub>TWIM1</sub>	TWIM transferring data @ 100 kbps, clock = HFXO64M		1170		uA
I <sub>TWIM2</sub>	TWIM transferring data @ 400 kbps		1000		uA
I <sub>TWIM3</sub>	TWIM transferring data @ 400 kbps, clock = HFXO64M		1205		uA
I <sub>TWIM4</sub>	TWIM transferring data @ 1000 kbps		2050		uA
I <sub>TWIM5</sub>	TWIM transferring data @ 1000 kbps, clock = HFXO64M		2295		uA

## 4.6.15. TWIS Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>TWIS,IDLE</sub>	TWIS configured and enabled (IDLE state)		45		uA
I <sub>TWIS0</sub>	TWIS transferring data @ 100 kbps		945		uA
I <sub>TWIS1</sub>	TWIS transferring data @ 400 kbps		985		uA
I <sub>TWIS2</sub>	TWIS transferring data @ 100 kbps, clock = HFXO64M		1150		uA
I <sub>TWIS3</sub>	TWIS transferring data @ 400 kbps, clock = HFXO64M		1185		uA

## 4.6.16. UARTE Active

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>UARTE,IDLE0</sub>	UARTE RX idle (started, waiting for data, no data transfer)		645		uA
I <sub>UARTE,IDLE1</sub>	UARTE RX idle (started, waiting for data, no data transfer), clock = HFXO64M		840		uA
I <sub>UARTE0</sub>	UARTE transferring data @ 1200 bps, clock = HFXO64M		885		uA
I <sub>UARTE1</sub>	UARTE transferring data @ 115200 bps, clock = HFXO64M		890		uA
I <sub>UARTE2</sub>	UARTE receiving data @ 115200 bps, clock = HFXO64M		890		uA
I <sub>UARTE3</sub>	UARTE transmitting and receiving data @ 115200 bps, clock = HFXO64M		895		uA

## 4.6.17. USBD Active

Symbol	Description	Min.	Typ.	Max.	Units
$I_{USB,ACTIVE,VBUS}$	Current from VBUS supply, USB active		1.2		mA
$I_{USB,SUSPEND,VBUS}$	Current from VBUS supply, USB suspended, CPU sleeping		180		$\mu$ A
$I_{USB,ACTIVE,VDD}$	Current from VDD supply (normal voltage mode), all RAM retained, CPU running, USB active		3.0		mA
$I_{USB,SUSPEND,VDD}$	Current from VDD supply (normal voltage mode), all RAM retained, CPU sleeping, USB suspended		815		$\mu$ A
$I_{USB,SUSPEND,VDD,LDO}$	Current from VDD supply (normal voltage mode), all RAM retained, CPU sleeping, USB suspended, regulator = LDO		135		$\mu$ A
$I_{USB,ACTIVE,VDDH}$	Current from VDDH supply (high voltage mode), VDD=3 V (VREGH output), all RAM retained, CPU running, USB active		3.2		mA
$I_{USB,SUSPEND,VDDH}$	Current from VDDH supply (high voltage mode), VDD=3 V (VREGH output), all RAM retained, CPU sleeping, USB suspended		2340		$\mu$ A
$I_{USB,SUSPEND,VDDH,LDO}$	Current from VDDH supply (high voltage mode), VDD=3 V (VREGH output), all RAM retained, CPU sleeping, USB suspended, regulator = LDO		125		$\mu$ A
$I_{USB,DISABLED,VDD}$	Current from VDD supply, USB disabled, VBUS supply connected, all RAM retained, CPU sleeping		3		$\mu$ A



## 5. FCC Compliance

This equipment has been tested and found to comply with the limits for a Class digital device, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to the radio communications. However, there are no guarantees that interference will not occur in a particular installation.

### Troubleshooting

If this equipment does cause harmful interference to radio reception, which can be determined by turning the equipment off and on, the user is encouraged to correct the interference by one or more of the following instructions.

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Consult dealer or an experienced radio technician.

### Conditions

Operation is subject to the following conditions

- This device may not cause harmful interference.
- This device must accept any interference received, including interference that may cause undesired operation.

### FCC Caution

This device complies with Part 15 of the FCC rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Any changes or modifications not expressly approved by the party responsible for compliance could void the authority to operate equipment.

### RF Exposure

#### **FCC RF Radiation Exposure Statement:**

1. This Transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.
2. For body worn operation, this device has been tested and meets FCC RF exposure guidelines. When used with an accessory that contains metal may not ensure compliance with FCC RF exposure guidelines.

**This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:**

- 1) this device may not cause harmful interference and
- 2) this device must accept any interference received, including interference that may cause undesired operation.

### **Required End Product Labeling**

Any device incorporating this module must include an external, visible, permanent marking or label which states: "Contains FCC ID: SH6MDBT53"

### **Applicable FCC Rules**

This module has been tested and found to comply with the following requirements for Modular Approval.

- Part 15.247 - Operation within the bands 902-928 MHz, 2400-2483.5 MHz, and 5725-5850 MHz.

### **Additional testing, Part 15 Subpart B disclaimer**

The modular transmitter is only FCC authorized for the specific rule parts (i.e., FCC transmitter rules) listed on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification.

The final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

### **Test Modes**

This device uses various test mode programs for test set up which operate separate from production firmware. Host integrators should contact the grantee for assistance with test modes needed for module/host compliance test requirements.

### **Antennas**

The following external antenna type have been approved for use with this module.

<b>Radio</b>	<b>Model</b>	<b>Antenna Type</b>	<b>Freq. (MHz)</b>	<b>Max. Peak Antenna Gain (dBi)</b>
BLE	MDBT53	Chip	2402-2480	-0.39
BLE	MDBT53-P	PCB	2402-2480	-2.32
BLE	MDBT53-U	u.FL Connector	2402-2480	5

In the end product, the antenna(s) used with this transmitter must be installed and must not be co-located or operation in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.

#### End Product Labeling

This transmitter module is authorized only for use in device where the antenna may be installed such that 5mm may be maintained between the antenna and users. The final end product must be labeled in a visible area with the following:

Contains FCC ID: SH6MDBT53

#### Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as shown in this manual.

## 6. IC Caution

*This device contains licence-exempt transmitter(s)/receiver(s) that comply with Innovation, Science and Economic Development Canada's licence-exempt RSS(s). Operation is subject to the following two conditions:*

- 1. This device may not cause interference.*
- 2. This device must accept any interference, including interference that may cause undesired operation of the device.*

### **Avis Canadien**

*L'émetteur/récepteur exempt de licence contenu dans le présent appareil est conforme aux CNR d'Innovation, Sciences et Développement économique Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes :*

- 1. L'appareil ne doit pas produire de brouillage;*
- 2. L'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.*

### **RF Radiation Exposure Statement:**

1. To comply with the Canadian RF exposure compliance requirements, this device and its antenna must not be co-located or operating in conjunction with any other antenna or transmitter.
2. For body worn operation, this phone has been tested and meets RF exposure guidelines when used with an accessory that contains no metal. Use of other accessories may not ensure compliance with RF exposure guidelines.

### **Déclaration de l'exposition aux radiations RF:**

1. Pour se conformer aux exigences de conformité RF canadienne l'exposition, cet appareil et son antenne ne doivent pas être co-localisés ou fonctionnant en conjonction avec une autre antenne ou transmetteur.
2. Pour le fonctionnement du corps, ce téléphone a été testé et répond aux directives d'exposition RF lorsqu'il est utilisé avec un accessoire qui ne contient pas de métal. Utilisation d'autres accessoires peut ne pas assurer le respect des directives d'exposition RF.

### **Required End Product Labeling**

Any device incorporating this module must include an external, visible, permanent marking or label which states: "Contains IC : 8017A-MDBT53"

### **Obligation d'étiquetage du produit final:**

Tout dispositif intégrant ce module doit comporter un externe, visible, marquage permanent ou une étiquette qui dit: "Contient IC : 8017A-MDBT53"

## Antennas

This radio transmitter has been approved by Industry Canada to operate with the antenna types listed below with the maximum permissible gain indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

## Antennes

Cet émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés ci-dessous avec le gain maximal admissible indiqué . types d'antennes non inclus dans cette liste , ayant un gain supérieur au gain maximum indiqué pour ce type , sont strictement interdits pour une utilisation avec cet appareil.

Radio	ISED HVIN	Antenna Type	Freq. (MHz)	Max. Peak Antenna Gain (dBi)
BLE	MDBT53	Chip	2402-2480	-0.39
BLE	MDBT53-P	PCB	2402-2480	-2.32
BLE	MDBT53-U	u.FL Connector	2402-2480	5

## 7. NCC 警語

根據 NCC 低功率電波輻射性電機管理辦法規定

### LP0002 低功率射頻器材技術規範\_章節 3.8.2

取得審驗證明之低功率射頻器材，非經核准，公司、商號或使用者均不得擅自變更頻率、加大功率或變更原設計之特性及功能。

低功率射頻器材之使用不得影響飛航安全及干擾合法通信；經發現有干擾現象時，應立即停用，並改善至無干擾時方得繼續使用。

前述合法通信，指依電信管理法規定作業之無線電通信。

低功率射頻器材須忍受合法通信或工業、科學及醫療用電波輻射性電機設備之干擾。

此模組於取得認證後將依規定於模組本體標示審驗合格標籤，並要求平台廠商於平台上標示。

「本產品內含射頻模組：ID 編號 XXXXX」字樣