

Version	Date	Author	Change Note	Approved
V1.0	2009-7-29	xhluo	First edition	
V1.2	2009-8-3	xhluo	Add C270 (10uF, Page06) 、 R142 (10K, Page03) and R143 (NC, Page03)	
V1.3	2009-11-3	xhluo	change wifi .sdram	

备注： RK2806的PA口和PE口可以做中断输入口！

YIFANGDIGITAL

Title: **M707**

File: **MODIFY NOTE**

Create Date:

Modify Date: Monday, August 03, 2009


REV: V1.3

Page Num:


Page Total:




输出电压与PWM占空比的关系 可由下表确定	
PWM	输出电压
下列输入	1.2V - 1.22V
输出"0"	1.400V
20%	1.304V
50%	1.182V
输出"1"	0.95V




### USB PHY Power




### Real-Time Clock




### USB Host & HDMI Power




### SDRAM/I/O&USB\_PHY&LCD Power




### Analog & HDMI Power




### WiFi Power



### WiFi Power



### USB



### Power Ass'n

MEM_D0	A1	MEM_D1	B2	MEM_D2	C3	MEM_D3	B1	MEM_D4	F3	MEM_D5	E4	MEM_D6	F4	MEM_D7	D2	MEM_D8	F2	MEM_D9	A3	MEM_D10	D1	MEM_D11	G4	MEM_D12	G2	MEM_D13	G4	MEM_D14	G1	MEM_D15	G3	MEM_D16	N4	MEM_D17	T1	MEM_D18	T2	MEM_D19	P4	MEM_D20	P3	MEM_D21	R4	MEM_D22	R5	MEM_D23	U7	MEM_D24	U1	MEM_D25	X1	MEM_D26	R6	MEM_D27	T5	MEM_D28	V5	MEM_D29	M4	MEM_D30	T6	MEM_D31	U6	MEM_D32	L2	MEM_CLKN	L1	MEM_CLK	L1	MEM_CKE	N1	MEM_CKE_LFDDR	P1	MEM_ODT1	U3	MEM_ODT2	T3	MEM_OPEN2	N3	MEM_OPEN1	N3	MEM_OPEN0	V2	FLASH_D0	P7	FLASH_D1	V7	FLASH_D2	V7	FLASH_D3	U8	FLASH_D4	U8	FLASH_D5	N9	FLASH_D6	U8	FLASH_D7	U8	EXTNDR_SEL	B11	SM_A10	C9	SM_A10	C9
--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	----------	----	---------	----	---------	----	---------------	----	----------	----	----------	----	-----------	----	-----------	----	-----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	------------	-----	--------	----	--------	----



SRR_D0	A0	SRR_D1	B1	SRR_D2	C1	SRR_D3	B1	SRR_D4	F1	SRR_D5	E1	SRR_D6	F1	SRR_D7	D1	SRR_D8	F1	SRR_D9	A1	SRR_D10	D1	SRR_D11	G1	SRR_D12	G1	SRR_D13	D1	SRR_D14	B1	SRR_D15	B1	SRR_CKE	K2	SRR_CS	K3	SRR_DQM1	K3	SRR_DQM2	K3	SRR_DQM3	K3	SRR_BASN	K7	SRR_CASN	L7	SRR_WEN	K3	SRR_WE#	K3	SRR_VDD	A1	SRR_VDDQ	C1	SRR_VDDQ	C3	SRR_VDDQ	C7	SRR_VDDQ	C9	SRR_VDDQ	E7	SRR_VDDQ	G1	SRR_VDDQ	G3	SRR_VDDQ	G7	SRR_VDDQ	H7	SRR_VDDQ	J1	SRR_VREF	J2	SRR_NC	A2	SRR_NC	E2	SRR_RFU	R3	SRR_RFU	R7	MEM_D0SM	L2	MEM_CLKN	L1	MEM_CLK	L1	MEM_CKE	N1	MEM_CKE_LFDDR	P1	MEM_ODT1	U3	MEM_ODT2	T3	MEM_OPEN2	N3	MEM_OPEN1	N3	MEM_OPEN0	V2	FLASH_D0	P7	FLASH_D1	V7	FLASH_D2	V7	FLASH_D3	U8	FLASH_D4	U8	FLASH_D5	N9	FLASH_D6	U8	FLASH_D7	U8	EXTNDR_SEL	B11	SM_A10	C9	SM_A10	C9
--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	--------	----	----------	----	----------	----	----------	----	----------	----	----------	----	---------	----	---------	----	---------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	--------	----	--------	----	---------	----	---------	----	----------	----	----------	----	---------	----	---------	----	---------------	----	----------	----	----------	----	-----------	----	-----------	----	-----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	------------	-----	--------	----	--------	----


SRR_D0	A0	SRR_D1	B1	SRR_D2	C1	SRR_D3	B1	SRR_D4	F1	SRR_D5	E1	SRR_D6	F1	SRR_D7	D1	SRR_D8	F1	SRR_D9	A1	SRR_D10	D1	SRR_D11	G1	SRR_D12	G1	SRR_D13	D1	SRR_D14	B1	SRR_D15	B1	SRR_CKE	K2	SRR_CS	K3	SRR_DQM1	K3	SRR_DQM2	K3	SRR_DQM3	K3	SRR_BASN	K7	SRR_CASN	L7	SRR_WEN	K3	SRR_WE#	K3	SRR_VDD	A1	SRR_VDDQ	C1	SRR_VDDQ	C3	SRR_VDDQ	C7	SRR_VDDQ	C9	SRR_VDDQ	E7	SRR_VDDQ	G1	SRR_VDDQ	G3	SRR_VDDQ	G7	SRR_VDDQ	H7	SRR_VDDQ	J1	SRR_VREF	J2	SRR_NC	A2	SRR_NC	E2	SRR_RFU	R3	SRR_RFU	R7	MEM_D0SM	L2	MEM_CLKN	L1	MEM_CLK	L1	MEM_CKE	N1	MEM_CKE_LFDDR	P1	MEM_ODT1	U3	MEM_ODT2	T3	MEM_OPEN2	N3	MEM_OPEN1	N3	MEM_OPEN0	V2	FLASH_D0	P7	FLASH_D1	V7	FLASH_D2	V7	FLASH_D3	U8	FLASH_D4	U8	FLASH_D5	N9	FLASH_D6	U8	FLASH_D7	U8	EXTNDR_SEL	B11	SM_A10	C9	SM_A10	C9
--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	--------	----	----------	----	----------	----	----------	----	----------	----	----------	----	---------	----	---------	----	---------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	--------	----	--------	----	---------	----	---------	----	----------	----	----------	----	---------	----	---------	----	---------------	----	----------	----	----------	----	-----------	----	-----------	----	-----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	------------	-----	--------	----	--------	----

SRR_D0	A0	SRR_D1	B1	SRR_D2	C1	SRR_D3	B1	SRR_D4	F1	SRR_D5	E1	SRR_D6	F1	SRR_D7	D1	SRR_D8	F1	SRR_D9	A1	SRR_D10	D1	SRR_D11	G1	SRR_D12	G1	SRR_D13	D1	SRR_D14	B1	SRR_D15	B1	SRR_CKE	K2	SRR_CS	K3	SRR_DQM1	K3	SRR_DQM2	K3	SRR_DQM3	K3	SRR_BASN	K7	SRR_CASN	L7	SRR_WEN	K3	SRR_WE#	K3	SRR_VDD	A1	SRR_VDDQ	C1	SRR_VDDQ	C3	SRR_VDDQ	C7	SRR_VDDQ	C9	SRR_VDDQ	E7	SRR_VDDQ	G1	SRR_VDDQ	G3	SRR_VDDQ	G7	SRR_VDDQ	H7	SRR_VDDQ	J1	SRR_VREF	J2	SRR_NC	A2	SRR_NC	E2	SRR_RFU	R3	SRR_RFU	R7	MEM_D0SM	L2	MEM_CLKN	L1	MEM_CLK	L1	MEM_CKE	N1	MEM_CKE_LFDDR	P1	MEM_ODT1	U3	MEM_ODT2	T3	MEM_OPEN2	N3	MEM_OPEN1	N3	MEM_OPEN0	V2	FLASH_D0	P7	FLASH_D1	V7	FLASH_D2	V7	FLASH_D3	U8	FLASH_D4	U8	FLASH_D5	N9	FLASH_D6	U8	FLASH_D7	U8	EXTNDR_SEL	B11	SM_A10	C9	SM_A10	C9
--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	--------	----	----------	----	----------	----	----------	----	----------	----	----------	----	---------	----	---------	----	---------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	--------	----	--------	----	---------	----	---------	----	----------	----	----------	----	---------	----	---------	----	---------------	----	----------	----	----------	----	-----------	----	-----------	----	-----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	------------	-----	--------	----	--------	----

SRR_D0	A0	SRR_D1	B1	SRR_D2	C1	SRR_D3	B1	SRR_D4	F1	SRR_D5	E1	SRR_D6	F1	SRR_D7	D1	SRR_D8	F1	SRR_D9	A1	SRR_D10	D1	SRR_D11	G1	SRR_D12	G1	SRR_D13	D1	SRR_D14	B1	SRR_D15	B1	SRR_CKE	K2	SRR_CS	K3	SRR_DQM1	K3	SRR_DQM2	K3	SRR_DQM3	K3	SRR_BASN	K7	SRR_CASN	L7	SRR_WEN	K3	SRR_WE#	K3	SRR_VDD	A1	SRR_VDDQ	C1	SRR_VDDQ	C3	SRR_VDDQ	C7	SRR_VDDQ	C9	SRR_VDDQ	E7	SRR_VDDQ	G1	SRR_VDDQ	G3	SRR_VDDQ	G7	SRR_VDDQ	H7	SRR_VDDQ	J1	SRR_VREF	J2	SRR_NC	A2	SRR_NC	E2	SRR_RFU	R3	SRR_RFU	R7	MEM_D0SM	L2	MEM_CLKN	L1	MEM_CLK	L1	MEM_CKE	N1	MEM_CKE_LFDDR	P1	MEM_ODT1	U3	MEM_ODT2	T3	MEM_OPEN2	N3	MEM_OPEN1	N3	MEM_OPEN0	V2	FLASH_D0	P7	FLASH_D1	V7	FLASH_D2	V7	FLASH_D3	U8	FLASH_D4	U8	FLASH_D5	N9	FLASH_D6	U8	FLASH_D7	U8	EXTNDR_SEL	B11	SM_A10	C9	SM_A10	C9
--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	--------	----	----------	----	----------	----	----------	----	----------	----	----------	----	---------	----	---------	----	---------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	--------	----	--------	----	---------	----	---------	----	----------	----	----------	----	---------	----	---------	----	---------------	----	----------	----	----------	----	-----------	----	-----------	----	-----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	------------	-----	--------	----	--------	----

SRR_D0	A0	SRR_D1	B1	SRR_D2	C1	SRR_D3	B1	SRR_D4	F1	SRR_D5	E1	SRR_D6	F1	SRR_D7	D1	SRR_D8	F1	SRR_D9	A1	SRR_D10	D1	SRR_D11	G1	SRR_D12	G1	SRR_D13	D1	SRR_D14	B1	SRR_D15	B1	SRR_CKE	K2	SRR_CS	K3	SRR_DQM1	K3	SRR_DQM2	K3	SRR_DQM3	K3	SRR_BASN	K7	SRR_CASN	L7	SRR_WEN	K3	SRR_WE#	K3	SRR_VDD	A1	SRR_VDDQ	C1	SRR_VDDQ	C3	SRR_VDDQ	C7	SRR_VDDQ	C9	SRR_VDDQ	E7	SRR_VDDQ	G1	SRR_VDDQ	G3	SRR_VDDQ	G7	SRR_VDDQ	H7	SRR_VDDQ	J1	SRR_VREF	J2	SRR_NC	A2	SRR_NC	E2	SRR_RFU	R3	SRR_RFU	R7	MEM_D0SM	L2	MEM_CLKN	L1	MEM_CLK	L1	MEM_CKE	N1	MEM_CKE_LFDDR	P1	MEM_ODT1	U3	MEM_ODT2	T3	MEM_OPEN2	N3	MEM_OPEN1	N3	MEM_OPEN0	V2	FLASH_D0	P7	FLASH_D1	V7	FLASH_D2	V7	FLASH_D3	U8	FLASH_D4	U8	FLASH_D5	N9	FLASH_D6	U8	FLASH_D7	U8	EXTNDR_SEL	B11	SM_A10	C9	SM_A10	C9
--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	--------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	---------	----	--------	----	----------	----	----------	----	----------	----	----------	----	----------	----	---------	----	---------	----	---------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	--------	----	--------	----	---------	----	---------	----	----------	----	----------	----	---------	----	---------	----	---------------	----	----------	----	----------	----	-----------	----	-----------	----	-----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	----------	----	------------	-----	--------	----	--------	----







HDMI 是国际标准的接口，使用时请注意：  
 1. LCD 芯片的供电电压为 1.8V，使用时请注意，与其它芯片的供电电压不同。  
 2. HDMI 芯片的供电电压为 3.3V，使用时请注意，与其它芯片的供电电压不同。  
 3. HDMI 芯片的供电电压为 1.2V，使用时请注意，与其它芯片的供电电压不同。  
 4. HDMI 芯片的供电电压为 1.8V，使用时请注意，与其它芯片的供电电压不同。  
 5. HDMI 芯片的供电电压为 3.3V，使用时请注意，与其它芯片的供电电压不同。  
 6. HDMI 芯片的供电电压为 1.2V，使用时请注意，与其它芯片的供电电压不同。  
 7. HDMI 芯片的供电电压为 1.8V，使用时请注意，与其它芯片的供电电压不同。  
 8. HDMI 芯片的供电电压为 3.3V，使用时请注意，与其它芯片的供电电压不同。  
 9. HDMI 芯片的供电电压为 1.2V，使用时请注意，与其它芯片的供电电压不同。  
 10. HDMI 芯片的供电电压为 1.8V，使用时请注意，与其它芯片的供电电压不同。

spare function NC  
**HDMI circuitry**


**LCD背光正电阻分压网络**




**TF CARD**




# Analog TVout




# HEADPHONEC





# ADKey



# Audio AMP




<b>YIFANGDIGITAL</b>	
<b>Title:</b>	<b>M707</b>
<b>File:</b>	<b>FM/Audio/TVout/Key</b>
Create Date:	Page Num:
Modify Date: Monday, August 03, 2009	Page Total:



YIFANGDIGITAL	
Title:	
File:	SENSOR
Create Date:	
Modify Date:	
Page Num:	
Page Total:	







Change List

M707-k-v1.0 -> M707-k-v1.1
ADD net V_USB
ADD R5
ADD R225: 15K
ADD R230: 33R
ADD R238: 33R
ADD R225: 470K
ADD R249: 100K
ADD C238: 15pF
DEL R248

YIFANGDIGITAL	
Title:	M707-k-v1.2.sch
File:	FM/Audio/TVout/Key
REV:	v1.2
Create Date:	Page Num:
Modify Date:	Page Total:

Changes List  
 APPROVALS: LK = MC  
 DATE: 10/24/2000  
 BY: 00110000/0000

