



5					4					3					2					1				
D					C					B					A									




CPU Thermal




System Thermal

9,35]





pair to pair 8:8:8
shielding GND Line



Title			
CPU THERMAL SENSOR			
Size	Project Name	Rev	B
Custom	Q10		
Date:	Thursday, February 26, 2009		Sheet 5 of 48

+V1.05S [3,4,5,8,9,12,15,17,26,33,35,38]





CZC Technology

Title 945GSE F98

Size A3 Project Name Q10

Date: Thursday, February 26, 2003 Sheet 6 of 49





945GSE


945GSE

LOW= NORMAL
HIGH= JAMES REVERSED




CZC Technology


Title		945GSE DDRII	
Size	A3	Project Name	Q10
Date:	Thursday, February 26, 2003	Sheet	8 of 49



U3E





U3G



CZC Technology

Title		945GSE GND	
Size	A3	Project Name	Q10
Date:	Thursday, February 26, 2009	Sheet	10 of 49




DDR2 SODIMM
SO-DIMM 0

Layout note: 电容靠近DDR slot VDD PIN


CLOCK 0,1
CKE 0,1

Address: 1010 000x=A0H





CZC Technology

Title		DDR2 SODIMM	
Size	A3	Project Name	Q10
Date:	Thursday, February 26, 2009	Sheet	11 of 49



- +V1.05S [3,4,5,6,8,9,12,17,26,33,35,38]
- +V3.3A_RTC [12]
- +V3.3A_RTC [12]
- +V5AUX [18,23,26,31,32,33,34,35,38]
- +V5S [18,19,22,23,24,26,34,35,36,38]
- +V3.3AUX [5,12,13,14,18,20,25,26,27,29,30,31,34,38]
- +V3.3S [5,7,8,9,11,12,13,14,17,18,20,22,25,26,27,28,34,35,36,38]
- +V1.05S [3,4,5,6,8,9,12,17,26,33,35,38]
- +V1.5S [4,7,8,9,13,20,33,35,38]



U5E		P28	
A4	VSS11	VSS108	R1
A23	VSS21	VSS109	R11
B1	VSS31	VSS1100	R12
B4	VSS44	VSS1101	R13
B11	VSS55	VSS1102	R14
B17	VSS66	VSS1103	R15
B20	VSS77	VSS1104	R16
B26	VSS88	VSS1105	R17
B38	VSS99	VSS1106	R18
C2	VSS101	VSS1107	R19
C27	VSS111	VSS1108	T1
C31	VSS122	VSS1109	T13
D10	VSS133	VSS1110	T14
D13	VSS145	VSS1111	T15
D18	VSS156	VSS1112	T16
D21	VSS167	VSS1113	T17
D41	VSS178	VSS1114	U1
E1	VSS189	VSS1115	U12
E2	VSS19	VSS1116	U13
E4	VSS211	VSS1117	U14
E8	VSS222	VSS1118	U15
E15	VSS233	VSS1119	U16
F3	VSS244	VSS1120	U17
F4	VSS255	VSS1121	U18
F5	VSS266	VSS1122	U19
F12	VSS277	VSS1123	U25
F27	VSS288	VSS1124	U26
F28	VSS299	VSS1125	V2
G1	VSS301	VSS1126	V13
G5	VSS311	VSS1127	V15
G6	VSS322	VSS1128	V16
G8	VSS333	VSS1129	V17
G9	VSS344	VSS1130	V28
G14	VSS355	VSS1131	W6
G21	VSS366	VSS1132	W24
G24	VSS377	VSS1133	W25
G25	VSS388	VSS1134	W26
G26	VSS399	VSS1135	Y24
G28	VSS401	VSS1136	Y27
H4	VSS411	VSS1137	Y28
H4	VSS422	VSS1138	AA1
H5	VSS433	VSS1139	AA24
H7	VSS444	VSS1140	AA25
H7	VSS455	VSS1141	AA26
H26	VSS466	VSS1142	AB4
J1	VSS477	VSS1143	AB6
J2	VSS488	VSS1144	AB11
J5	VSS499	VSS1145	AB17
J6	VSS501	VSS1146	AB14
J26	VSS511	VSS1147	AB16
J26	VSS522	VSS1148	AB18
J26	VSS533	VSS1149	AB21
K24	VSS544	VSS1150	AB24
K27	VSS555	VSS1151	AB27
K28	VSS566	VSS1152	AB28
L13	VSS577	VSS1153	AC2
L13	VSS588	VSS1154	AC3
L24	VSS599	VSS1155	AC9
L26	VSS601	VSS1156	AC11
L26	VSS611	VSS1157	AD1
M3	VSS622	VSS1158	AD3
M4	VSS633	VSS1159	AD4
M12	VSS644	VSS1160	AD7
M12	VSS655	VSS1161	AD8
M13	VSS666	VSS1162	AD11
M14	VSS677	VSS1163	AD15
M15	VSS688	VSS1164	AD19
M16	VSS699	VSS1165	AD23
M17	VSS701	VSS1166	AE2
M21	VSS711	VSS1167	AE8
M28	VSS722	VSS1168	AE11
N1	VSS733	VSS1169	AE13
N2	VSS744	VSS1170	AE18
N2	VSS755	VSS1171	AE18
N5	VSS766	VSS1172	AE21
N11	VSS777	VSS1173	AE21
N12	VSS788	VSS1174	AE25
N13	VSS799	VSS1175	AE25
N14	VSS801	VSS1176	AF4
N15	VSS811	VSS1177	AF8
N16	VSS822	VSS1178	AF11
N16	VSS833	VSS1179	AF22
N18	VSS844	VSS1180	AG2
N24	VSS855	VSS1181	AG3
N25	VSS866	VSS1182	AG7
N26	VSS877	VSS1183	AG11
P2	VSS888	VSS1184	AG11
P2	VSS899	VSS1185	AG14
P4	VSS901	VSS1186	AG17
P13	VSS911	VSS1187	AG20
P14	VSS922	VSS1188	AG25
P15	VSS933	VSS1189	AH1
P16	VSS944	VSS1190	AH3
P17	VSS955	VSS1191	AH7
P21	VSS966	VSS1192	AH12
P27	VSS977	VSS1193	AH22
		VSS1194	AH27


NH82801GBM



CZC Technology


Title		ICHTM GND	
Size	A3	Project Name	Q10
Date:	Thursday, February 26, 2009	Sheet	16 of 49

+V3_3S [5,7,8,9,11,12,13,14,15,18,20,22,23,26,27,28,34,35,36,38]
+V1_05S [3,4,5,6,8,9,12,15,26,33,35,38]




CZC Technology


Title		CK505	
Size	A3	Project Name	Q10
Date:	Thursday, February 26, 2009	Sheet	17 of 49




SATA HDD





SATA ODD




SATA Board





Alltop C16614-122A4-Y



MINIPCIE SLOT





CZC Technology

Title
BLOCK DIAGRAM

Size
A4


Project Name
Q10

Rev
B




Date:
Thursday, February 26, 2009


Sheet
21

























of
48








Title		ALC662 Audio codec	
Size	Project Name	Q10	Rev
A3			B
Date:		Thursday, February 26, 2009	Sheet 22 of 49









Synaptics : TM-00450-001
Was TM61PUZG450
Up.




Q11:Reserved



ACES
85202-25x61
1.0mm Bottom 25P

[26] SCANOUT[0:15] ←

[26] SCANIN[0:7] ←




精模
V0761EMBK1 US



AD:65W 3.25A
30mohm

与T10 VerB信号相同, 请特别注意




EN +V5AUX at S5 in BatteryMode



- +VDC [18,31,32,33,36,38]
- +V3.3AUX [5,12,13,14,15,18,20,25,26,27,30,31,34,38]
- VIN [27,37,38]
- BATT+ [30,37,38]
- lac_P [37]
- lac_N [37]




CZC Technology


Title		Power Adapter IN		Quarf	
Size	A3	Project Name	Q10	Rev	B
Date:	Thursday, February 26, 2009	Sheet	29	of	49










Title		Power Main Power OK		Quarf	
Size	A3	Project Name	Q10	Rev	B
Date:	Thursday, February 26, 2009	Sheet	35	of	49






CPU Core Debug

V _{ID6}	V _{ID5}	V _{ID4}	V _{ID3}	V _{ID2}	V _{ID1}	V _{ID0}	V _{out}
0	0	1	1	0	0	0	1.2000V
0	1	1	0	0	0	0	0.9000V

	CZC Technology			
	Power CPU			
	Title		Quarf	
	Size	Project Name Q10	Rev B	
	Date:	Custom	Sheet	48



MB pin10---DB pin1



Layout note:
This Test point must be place same side and follow CPU side.



CZC Technology

Title

SCREW HOLE

Size

A3


Project Name

Q10

Date:

Thursday, February 26, 2009


Sheet 38 of 49




S0/S1	S3	S4	S5	DEVICE
X				VCORE
X				+V1.05S
X	X	X	X	5VAUX(AC)
X	X	X	X	5VAUX(BATT)
X	X	X	X	3.3VAUX(AC)
X	X	X	X	3.3VAUX(BATT)
X	X	X	X	ECVCC(AC)
X	X	X	X	ECVCC(BATT)
X				5V
X				3.3V
X				1.5V
X	X			1.8VDIMM
X	X			0.9V
X	X			VCCA
X	X			2.5V
X				LCDVDD,LEDVDD

5. Power on Sequence:

Power On Sequence(Battery mode)



Power On Sequence(Adapter mode)



CZC Technology

Li Wang

Title Power ON Sequence

Size A3


Project Name Q10

Date: Thursday, February 26, 2009


Sheet 41 of 49

Rev B

CLOCK Distribution:



ADAPTER MODE



Clock Distribution



Li.wang

CZC Technology

Notes and Annotations

Project Name

E

Date:	Thursday, February 26, 2009	Sheet 45 of 48
-------	-----------------------------	----------------


Thursday, February 26, 2009

S

45 of

48

Blank



Blank



CZC Technology

Title		Li.wang	
PCB Block			
Size	Project Name	Rev	
A4	Q10	B	
Date:	Thursday, February 26, 2009	Sheet	46 of 48

VerA To VerB List:

- 1. MiniPCIE 4.0mm高度的BOSS铜柱PCB板孔径要加大，不加大无法打上螺丝，参考T11
- 2. 需要兼容四种10.1的Panel 1024X576: HSD101PFW1,CLAA101NA0ACG亮面；CLAA101NA0ACN雾面； B101AW01 V3
- 3. CLK部分调FSB的需要增加上拉为+V1.05S
- 4. 增加EC I2Cbus输出;
- 5. Q10原理图和BOM中的VGA P/N改为DSUB03151005D: 620501510002
- 6. Match 4.0mm的MiniPCIE的Boss图纸要更新，孔径太大了。
- 7.I/O连接器上的30Pin应该用88742-3001；料号为620903023204
- 8. 3GPCIE1的连接器为5.6mm的MiniPCIE SLOT, Alltop C15702
- 9. LAN的93C46不上
- 10. EC要换成KB910Q C1版本的
- 11.KB要改成下接触的，同时PCB信号要同VERA垂直镜像。
- 12. PWRBTN1连接器考虑增加一个按钮信号。
- 13. 删去OSPWRBTN2相关电路
- 14. 删去PWROKLED相关电路
- 15. PCB版本改为B版: R228装上，R231不装；
- 16. 支持半卡的3G卡，参考MiniPCIE Ver1.2
- 17. 预留支持TCM功能
- 18. 将电源部分的电容默认上Sanyo POSCAP，MOSFET上AOS;
- 19. 将PANEL连接器更换成40Pin的，满足支持3种Panel的要求。

20. (2009.2.17) 除了SATAHDD板之外，将其它小板做成单独的拼板。



TitleHistory1			
SizeA	Project NameQ10		RevB
Date: Thursday, February 26, 2009	Sheet2	47	of 48

5					4					3					2					1				
D					C					B					A									