




BCM6302 driver supply (7.7V) 500mA



Digital I/O ring supply (2.5V) 655mA  
Digital Core Logic Supply (1.2V) 1.214A










料号	名称 原理图:主控板		
批准	审核	设计	杨志军



	INTERNAL POR	EXTERNAL POR
U3	DNI	0
R27	DNI	4.7K
R15	DNI	0
R14	0	DNI

料号	名称 原理图:主控板		
批准	审核	设计	杨志军








**DDR SDRAM layout rules:**

1. CLK/CLKb should be a matched differential pair with a length < 4"
2. Address and control should be +/- 0.75" (or 100ps)
3. DQS and DQM should be +/- 0.75" (or 100ps)
4. All DQs should match corresponding byte lane DQS/DQMs  
Within +/- 0.20" (or 30ps)
5. Trace impedances should be 60 ohms +/- 10% (54-66ohms)
6. Route REF with 30-mil trace and at least 1 high quality ceramic bypass capacitor for each connection to a device
7. All traces should have a >=3 to 1 spacing ratio from the reference GND/PWR layer. (e.g. 15 mil line to line spacing for a 5 mil dielectric thickness)


料号	名称	原理图: 主控板	
批准	审核	设计	杨志军

D

D



WLAN_WPS_LED	C326	150pF
EPHY1_LINK/ACT_LED	C328	150pF
EPHY2_LINK/ACT_LED	C329	150pF
EPHY3_LINK/ACT_LED	C340	150pF
EPHY4_LINK/ACT_LED	C341	150pF
USB	C342	150pF
DSL_LINK_LED	C118	150pF
WLAN_ACT_LED	C343	150pF
WLAN_LINK_LED	C344	150pF
POWER_ON_LED	C345	150pF
POST_FAIL_LED	C349	150pF
INET_ACT_LED	C346	150pF
INET_FAIL_LED	C347	150pF
ACT_LED1	C265	150pF




B

B

A



A

料号	名称 原理图:主控板		
批准	审核	设计 杨志军	/



- A4 DVDDO\_3P3
- AA1 DVDDO\_3P3
- AB5 DVDDO\_3P3
- AG5 DVDDO\_3P3
- AK1 DVDDO\_3P3
- AK20 DVDDO\_3P3
- AM16 DVDDO\_3P3
- AM20 DVDDO\_3P3
- AM23 DVDDO\_3P3
- E5 DVDDO\_3P3
- E7 DVDDO\_3P3
- E28 DVDDO\_3P3
- F5 DVDDO\_3P3
- H3 DVDDO\_3P3
- H5 DVDDO\_3P3
- K5 DVDDO\_3P3
- M5 DVDDO\_3P3
- N3 DVDDO\_3P3
- N30 DVDDO\_3P3
- R5 DVDDO\_3P3
- T5 DVDDO\_3P3
- Y5 DVDDO\_3P3
- N5 OTP2P5SUPPLY
- AK18 DVDDP\_2P5
- AK22 DVDDP\_2P5
- A8 DVDDP\_2P5
- A12 DVDDP\_2P5
- A24 DVDDP\_2P5
- A28 DVDDP\_2P5
- C19 DVDDP\_2P5
- E10 DVDDP\_2P5
- E12 DVDDP\_2P5
- E14 DVDDP\_2P5
- E16 DVDDP\_2P5
- E18 DVDDP\_2P5
- E20 DVDDP\_2P5
- E22 DVDDP\_2P5
- E24 DVDDP\_2P5
- G5 DVDDP\_2P5
- W5 DVDDP\_2P5
- W30 DVDDP\_2P5
- Y30 DVDDP\_2P5
- AA13 DVDDO\_1P2
- AB17 DVDDO\_1P2
- AB18 DVDDO\_1P2
- AB19 DVDDO\_1P2
- AB20 DVDDO\_1P2
- AB21 DVDDO\_1P2
- D31 DVDDO\_1P2
- E30 DVDDO\_1P2
- E31 DVDDO\_1P2
- F30 DVDDO\_1P2
- F31 DVDDO\_1P2
- F32 DVDDO\_1P2
- F33 DVDDO\_1P2
- F34 DVDDO\_1P2
- G30 DVDDO\_1P2
- G31 DVDDO\_1P2
- G32 DVDDO\_1P2
- H30 DVDDO\_1P2
- H31 DVDDO\_1P2
- J30 DVDDO\_1P2
- N13 DVDDO\_1P2
- N14 DVDDO\_1P2
- N15 DVDDO\_1P2
- N16 DVDDO\_1P2
- N17 DVDDO\_1P2
- N18 DVDDO\_1P2
- N19 DVDDO\_1P2
- N20 DVDDO\_1P2
- N21 DVDDO\_1P2
- N22 DVDDO\_1P2
- P13 DVDDO\_1P2
- P22 DVDDO\_1P2
- R13 DVDDO\_1P2
- T13 DVDDO\_1P2
- T22 DVDDO\_1P2
- U13 DVDDO\_1P2
- U22 DVDDO\_1P2
- V13 DVDDO\_1P2
- V22 DVDDO\_1P2
- W13 DVDDO\_1P2
- Y13 DVDDO\_1P2

- U1-E
- DDR\_BVDD1 C27
- DDR\_BGND1 D26
- DDR\_BVDD0 B7
- DDR\_BGND0 C8
- PLL\_VDD1P2 A31
- PLL\_VDD1P2 A32
- PLL\_GND B31
- PLL\_GND B32
- PLL\_GND C30
- USB\_AVDD3P3 K33
- USB\_AVDD3P3 K34
- USB\_AVDD2P5 L32
- USB\_AVDD1P2 H33
- USB\_AVDD1P2 H34
- USB\_PLL\_IP2 G34
- USB\_AGND H32
- USB\_AGND J31
- USB\_AGND J32
- USB\_AGND K30
- USB\_AGND K32
- USB\_AGND L30
- USB\_AGND M30
- USB\_AGND M31
- USB\_AGND R22
- EPHY\_AVDD2P5 AF31
- EPHY\_AVDD2P5 AF32
- EPHY\_AVDD2P5 AL31
- EPHY\_AVDD2P5 AL32
- EPHY\_BVDD2P5 AH34
- EPHY\_BGND AH33
- EPHY\_AVDD1P2 AD31
- EPHY\_AVDD1P2 AD32
- EPHY\_PLLVDD1P2 AE32
- EPHY\_PLLGND AF30
- EPHY\_AGND AA22
- EPHY\_AGND AB22
- EPHY\_AGND AB30
- EPHY\_AGND AC30
- EPHY\_AGND AC31
- EPHY\_AGND AC32
- EPHY\_AGND AC33
- EPHY\_AGND AC34
- EPHY\_AGND AD30
- EPHY\_AGND AE30
- EPHY\_AGND AE31
- EPHY\_AGND AH30
- EPHY\_AGND AH31
- EPHY\_AGND AH32
- EPHY\_AGND AJ30
- EPHY\_AGND AJ31
- EPHY\_AGND AJ32
- EPHY\_AGND AK30
- EPHY\_AGND AK31
- EPHY\_AGND AK32
- EPHY\_AGND AL30
- EPHY\_AGND AM31
- EPHY\_AGND AM32
- EPHY\_AGND AN33
- EPHY\_AGND AN34
- EPHY\_AGND W22
- EPHY\_AGND Y22






料号	名称 原理图:主控板		
批准	审核	设计	杨志军



BCM6368

BCM6368

6  
Connect VDDO\_GMII2 to 3.3V used in GMII ,MII or UTOPIA MODE  
Connect VDDO\_GMII2 to 2.5V when used in RGMII MODE




料号	名称 原理图:主控板		
批准	审核	设计	杨志军



	Logic High	Logic Low	VIH	VIL
ADSL/VDSL	Set mode to ADSL Enable low pass filter	Set mode to VDSL Disable low pass filter	2.2V-8.1V	0V-3V
CTRL1	Norminal VDSL bias current	Reduce bias current by 20%	2.2V-8.1V	0V-3V
CTRL2	Norminal ADSL bias current	Reduce bias current by 20%	2.2V-8.1V	0V-3V
CTRL3	---	Always tie low	---	AVSS
CTRL4	Adds 8mA from AVDD to allow for additional slewing	---	AVDD	AVSS

料号	名称 原理图:主控板		
批准	审核	设计	杨志军

Connect VDDO\_GMII1 to 3.3V when used in GMII, MII or nand mode  
 Connect VDDO\_GMII1 to 2.5V when used in RGMII mode




### USB2.0 - Layout Guidelines & Notes

1. The Dp and Dn traces are length matched, with max differential skew, within 20mils.
2. Differential trace length must be less than 5 inches.
3. No more than 2 vias per trace, perfer zero.
4. Never split the ground plane under differential pair routing
5. Route differential pairs above the GND plane.
6. Differential impedance is 90 ohms for USB.
7. Adjacent differential pairs should be separated by at least 3 times the trace width.  
9e.g. 7.5 mil trace ,leave >22.5mils between adjacent diff pairs)
8. Stitch GND vias around each differential pair, but NOT between a given pair.

料号	名称 原理图:主控板		
批准	审核	设计	杨志军



Route TRD+/- pairs with 100ohm differential trace impedance



料号	名称		
批准	审核	设计	/

D

D

C



C

B


B

A



A









料号		名称	
批准	审核	设计	/



料号		名称	
批准	审核	设计	/



料号		名称	
批准	审核	设计	/



料号		名称	
批准	审核	设计	/