

# **xE922-3GR**

## **Hardware User Guide**

1VV0301272 Rev.0.8 - 2017-01-05



## APPLICABILITY TABLE

PRODUCT
HE922-3GR
WE922-3GR

**APPLICABILITY TABLE 1**



*SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE*

**Notice**

While reasonable efforts have been made to assure the accuracy of this document, Telit assumes no liability resulting from any inaccuracies or omissions in this document, or from use of the information obtained herein. The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies or omissions. Telit reserves the right to make changes to any products described herein and reserves the right to revise this document and to make changes from time to time in content hereof with no obligation to notify any person of revisions or changes. Telit does not assume any liability arising out of the application or use of any product, software, or circuit described herein; neither does it convey license under its patent rights or the rights of others.


It is possible that this publication may contain references to, or information about Telit products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Telit intends to announce such Telit products, programming, or services in your country.

**Copyrights**

This instruction manual and the Telit products described in this instruction manual may be, include or describe copyrighted Telit material, such as computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and its licensors certain exclusive rights for copyrighted material, including the exclusive right to copy, reproduce in any form, distribute and make derivative works of the copyrighted material. Accordingly, any copyrighted material of Telit and its licensors contained herein or in the Telit products described in this instruction manual may not be copied, reproduced, distributed, merged or modified in any manner without the express written permission of Telit. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit, as arises by operation of law in the sale of a product.

**Computer Software Copyrights**

The Telit and 3rd Party supplied Software (SW) products described in this instruction manual may include copyrighted Telit and other 3rd Party supplied computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and other 3rd Party supplied SW certain exclusive rights for copyrighted computer programs, including the exclusive right to copy or reproduce in any form the copyrighted computer program. Accordingly, any copyrighted Telit or other 3rd Party supplied SW computer programs contained in the Telit products described in this instruction manual may not be copied (reverse engineered) or reproduced in any manner without the express written permission of Telit or the 3rd Party SW supplier. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit or other 3rd Party supplied SW, except for the normal non-exclusive, royalty free license to use that arises by operation of law in the sale of a product.



## Usage and Disclosure Restrictions

### License Agreements

The software described in this document is the property of Telit and its licensors. It is furnished by express license agreement only and may be used only in accordance with the terms of such an agreement.

### Copyrighted Materials

Software and documentation are copyrighted materials. Making unauthorized copies is prohibited by law. No part of the software or documentation may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, without prior written permission of Telit

### High Risk Materials

Components, units, or third-party products used in the product described herein are NOT fault-tolerant and are NOT designed, manufactured, or intended for use as on-line control equipment in the following hazardous environments requiring fail-safe controls: the operation of Nuclear Facilities, Aircraft Navigation or Aircraft Communication Systems, Air Traffic Control, Life Support, or Weapons Systems ("High Risk Activities"). Telit and its supplier(s) specifically disclaim any expressed or implied warranty of fitness for such High Risk Activities.

### Trademarks

TELIT and the Stylized T Logo are registered in Trademark Office. All other product or service names are the property of their respective owners.

Copyright © Telit Communications S.p.A. 2016.



## Contents

<b>1. Introduction</b>	<b>9</b>
1.1. Scope	9
1.2. Audience	9
1.3. Contact Information, Support	10
1.4. Text Conventions	10
1.5. Supporting documents	11
1.6. Product Variants	11
1.7. Abbreviations	11
<b>2. General Product Description</b>	<b>13</b>
2.1. Overview	13
2.2. General Functionality and Main Features	15
2.3. Reference table of RF bands characteristics	19
2.3.1. Cellular network:	19
2.3.2. WiFi/Bluetooth	20
2.3.3. GNSS	20
2.4. Applications	20
2.5. Sensitivity	21
2.6. High level block Diagram	22
2.7. Environmental requirements	23
2.7.1. Temperature range	23
2.8. xE922-3GR Mechanical Specifications	24
2.8.1. Dimensions	24
2.8.2. Weight	24
2.8.3. RoHS compliance	24
<b>3. xE922-3GR Module pin out</b>	<b>25</b>
3.1. PIN table	25
3.2. LGA Pads Layout	37
<b>4. Electrical specifications</b>	<b>39</b>
4.1. Absolute maximum ratings – not operational	39





4.2.	Recommended operating conditions .....	39
4.3.	Logic Level Specifications .....	39
<b>5.</b>	<b>Power supply .....</b>	<b>41</b>
5.1.	Input supply .....	41
5.2.	Output supply .....	42
5.2.1.	Linear voltage regulators .....	42
5.2.1.1.	VAUX_1P8V .....	42
5.2.1.2.	VAUX_2P85V .....	43
5.2.1.3.	VAUX_3P0V .....	43
5.2.1.4.	VSIM1/2 .....	44
5.2.2.	DC/DC stepdown .....	44
5.2.2.1.	1V8_OUT .....	44
5.3.	Typical system power consumption .....	45
5.4.	RTC backup .....	47
<b>6.</b>	<b>Power ON/OFF and reset control .....</b>	<b>49</b>
6.1.	Power On .....	49
6.1.1.	ON_OFF key action .....	49
6.1.2.	Switching ON due to charging .....	50
6.1.3.	Switching on due to RTC alarm .....	50
6.2.	Power off .....	50
6.2.1.	Soft power off .....	50
6.2.2.	Emergency power off .....	50
6.3.	Reset .....	50
<b>7.</b>	<b>Battery management .....</b>	<b>51</b>
7.1.	Coulomb counter .....	51
7.2.	Battery charging .....	52
7.2.1.	Block diagram .....	52
7.2.2.	Battery/charger-less operation .....	54
<b>8.</b>	<b>USIM interface .....</b>	<b>55</b>
<b>9.</b>	<b>USB port .....</b>	<b>57</b>
<b>10.</b>	<b>Display interface .....</b>	<b>60</b>
10.1.	MIPI-DSI .....	60





16.2.	WiFi/BT Antenna Requirements . . . . .	93
16.3.	<b>GNSS Antenna Requirements . . . . .</b>	<b>93</b>
16.3.1.	<b>Combined GNSS Antenna . . . . .</b>	94
16.3.2.	<b>Linear and Patch GNSS Antenna . . . . .</b>	94
16.3.3.	<b>Front End Design Considerations . . . . .</b>	94
16.3.4.	<b>GNSS Antenna - PCB Line Guidelines . . . . .</b>	95
16.3.5.	<b>GNSS Antenna – Installation Guidelines . . . . .</b>	95
<b>17.</b>	<b>Mounting the module on your board . . . . .</b>	<b>96</b>
17.1.	General . . . . .	96
17.2.	Finishing & Dimensions . . . . .	96
17.3.	Recommended foot print for the application main board . . . . .	97
17.4.	Stencil . . . . .	98
17.5.	PCB Pad Design . . . . .	98
17.6.	Recommendations for PCB Pad Dimensions (mm) . . . . .	99
17.7.	Solder Paste . . . . .	100
17.7.1.	Solder Reflow . . . . .	100
<b>18.</b>	<b>Packing system . . . . .</b>	<b>102</b>
18.1.	Tray Drawing . . . . .	104
18.2.	Moisture Sensitivity . . . . .	105
<b>19.</b>	<b>Safety Recommendations . . . . .</b>	<b>106</b>
<b>20.</b>	<b>Conformity assessment issues . . . . .</b>	<b>107</b>
20.1.	FCC/IC Regulatory notices . . . . .	107
20.1.1.	Modification statement . . . . .	107
20.1.2.	Interference statement . . . . .	107
20.1.3.	RF exposure . . . . .	107
20.1.4.	FCC Class B digital device notice . . . . .	108
20.1.5.	Labelling Requirements for the Host device . . . . .	108
20.2.	1999/5/EC Directive . . . . .	109
<b>21.</b>	<b>Document History . . . . .</b>	<b>112</b>





# 1. Introduction

## 1.1. Scope

The aim of this document is to introduce Telit xE922-3GR modules as well as present possible and recommended hardware solutions useful for developing a product based on the xE922-3GR modules. All the features and solutions detailed are applicable to all xE922-3GR, where “xE922-3GR” refers to the modules listed in the applicability table.

If a specific feature is applicable to a specific product, it will be clearly highlighted.



### NOTICE:

The description text “xE922-3GR” refers to all modules listed in the [APPLICABILITY TABLE 1](#).

In this document all the basic functions of a wireless module will be taken into account; for each one of them a valid hardware solution will be suggested and usually incorrect solutions and common errors to be avoided will be highlighted. Obviously this document cannot embrace every hardware solution or every product that may be designed. Obviously avoiding invalid solutions must be considered as mandatory. Whereas the suggested hardware configurations need not be considered mandatory, the information given should be used as a guide and a starting point for properly developing your product with the Telit xE922-3GR module.



### NOTICE:

The integration of the GSM/GPRS/EGPRS/WCDMA/HSPA+/WiFi/BT/GNSS xE922-3GR cellular module within user application must be done according to the design rules described in this manual.

The information presented in this document is believed to be accurate and reliable. However, no responsibility is assumed by Telit Communication S.p.A. for its use, such as any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Telit Communication S.p.A. other than for circuitry embodied in Telit products. This document is subject to change without notice.

## 1.2. Audience

This document is intended for Telit customers, especially system integrators, about to implement their applications using the Telit xE922-3GR module.



### 1.3. Contact Information, Support

For general contact, technical support, to report documentation errors and to order manuals, contact Telit's Technical Support Center (TTSC) at:

[TS-NORTHAMERICA@telit.com](mailto:TS-NORTHAMERICA@telit.com) if located in North America

For other regions, Collabnet Telit web portal can be used at <https://teamforge.telit.com> (account can be asked at [support.collabnet@telit.com](mailto:support.collabnet@telit.com))

Alternatively, use:

<http://www.telit.com/en/products/technical-support-center/contact.php>

For detailed information about where you can buy the Telit modules or for recommendations on accessories and components visit:

<http://www.telit.com>

To register for product news and announcements or for product questions contact Telit's Technical Support Center (TTSC).

Our aim is to make this guide as helpful as possible. Keep us informed of your comments and suggestions for improvements.

Telit appreciates feedback from the users about the information provided.

### 1.4. Text Conventions



***Danger – This information MUST be followed or catastrophic equipment failure or bodily injury may occur.***



***Caution or Warning – Alerts the user to important points about integrating the module, if these points are not followed, the module and end user equipment may fail or malfunction.***



**Tip or Information – Provides advice and suggestions that may be useful when integrating the module.**

All dates are in ISO 8601 format, i.e. YYYY-MM-DD.



## 1.5. Supporting documents

- 1VV0301249\_EVB USER GUIDE.pdf
- 1VV0301285\_IFBD HW User Guide xE922-3GR.pdf
- 1VV0301324\_MMI\_EXT\_CARD\_xE922\_3GR\_HW USER GUIDE
- 80504NT11473A Thermal Guidelines.pdf

For further detailed information, HW/SW user manuals and application notes related to the INTEL chipset applied for this RF module, please consult Intel Business Link Support (IBL): <https://businessportal.intel.com>

## 1.6. Product Variants

xE922-3GR is available in the following hardware variants:

Type Number	Description
HE922-3GR	GSM/GPRS/EGPRS/WCDMA/HSPA+/WiFi/BT/GNSS
WE922-3GR	WiFi/BT/GNSS

## 1.7. Abbreviations

Term	Definition
ABB	Analog baseband
ADC	Analog-to-digital converter
AE	Application-Enabled
AES-NI	Advanced Encryption Standard New Instructions
AFE	Audio FrontEnd
CABC	Content Adaptive Backlight Control
CDP (USB)	Charging downstream port
CEU	Configurable Encryption Unit
CSI	Camera serial interface
DAC	Digital-to-analog converter
DBB	Digital baseband
DCP (USB)	Dedicated charging port
DBP	dead battery provision
DSI	Display serial interface
DSDS	Dual Sim Dual Standby
EOC	End of charge
EDID	Extended display identification data
FDD	Frequency division duplex



GLONASS	Global orbiting navigation satellite system
GNSS	Global navigation satellite system
GPIO	General-purpose input/output
GPRS	General packet radio services
GPS	Global positioning system
GSM	Global system for mobile communications
HMI	Human machine interface
I2C	Inter-integrated circuit
ISP	Image Signal Processor
IDI	Inter die interface
LE	Low Energy
LVDS	Low Voltage Differential Signaling
MIPI	Mobile Industry Processor Interface
MS	Microstrip line
PMU	Power management unit
SD	Secure digital
SDP (USB)	Standard downstream port
SL	Strip line
SIM	Subscriber identity module
SOC	System-On-Chip
SOC	State of charge
SMEP	Supervisor Mode Execution Privilege
SPI	Serial peripheral interface
TE	Tearing effect
UART	Universal asynchronous receiver transmitter
UMTS	Universal mobile telecommunications system
USB	Universal serial bus
USIF	Universal serial interface
VMM	Virtual machine manager
VT-x	Intel Virtual Technology
WCDMA	Wideband code division multiple access



## 2. General Product Description

### 2.1. Overview

Telit's module family xE922-3GR is based on Intel's **IoTG Atom x3** Quad Core processor dual chip platform.

DBB: SoC Atom x3

- CPU: Quad Core (Silvermont) 1.16 GHz  
L1\$ I/D 16KB/16KB ; L2\$ 1MB  
8-ch main application DMA / 4-ch secure DMA  
Android 32bit, Linux Yocto 32bit
- GPU: GFX core modified Mali-450 MP4 600 MHz \$128KB
- DSP : 2x TeakLite @277MHz
- Media Encode/Decode Engine: modified VeriSilicon Media Engine (dec G1/enc H1)  
Video encoding:
  - H.264 BP@level4.0, MP@level4.0, HP@level4.0
  - Bit rate supported is from 10Kbps to 20Mbps
  - JPEG Baseline
 Video decoding:
  - MPEG-1 Main Profile up to High Level
  - MPEG-2 Main Profile up to High Level
  - MPEG-4 Simple Profile up to Level 6, Advanced Profile up to Level 5
  - H.264 up to HP Level 5.1, up to 1080p 30fps (yocto) /720p 50fps (android)
  - HEVC Main Profile up to Level 4.1 High Tier, up to 1080p 30fps (yocto) /720p 50fps (android)
  - VP6/VP8
  - JPEG Baseline interleaved
- Security building blocks

ABB: AGOLD 620

- 2G/3G RF transceiver
- WLAN
- Bluetooth





- GNSS
- Audio
- Analog measurement
- Power management

The module incorporates the following key technologies:

- 2G/3G cellular subsystem
- GNSS subsystem
- WiFi and Bluetooth subsystems
- Display subsystem
- Camera subsystem
- Audio subsystem
- Power management

xE922-3GR is designed for commercial (0C to 70C) & industrial (extended temperature -40C to +85C) markets quality needs.

In its most basic use case, xE922-3GR can be applied as a wireless communication front-end for M2M products, offering GNSS and mobile communication features to an external host CPU through its rich interfaces.

The module supports data only communication, voice call is not supported.

xE922-3GR can further support customer software applications and security features. xE922-3GR provides software application environment with sufficient system resources for creating rich on board applications. Thanks to a dedicated application processor and embedded security resources, product developers and manufacturers can create products which guarantee fraud prevention and tamper evidence without extra effort for additional security precautions.

xE922-3GR can be self-sufficient and serve as a fully integrated IoT solution. In such a case, customer would simply complement the module with a power supply, speaker amplifier, microphone, antennae and an HMI (if applicable).

xE922-3GR is offered with different variants per the list in Section 1.6:

- HE922-3GR: Cellular/WiFi/BT/GNSS
- WE922-3GR: WiFi/BT/GNSS



## 2.2. General Functionality and Main Features

The xE922-3GR family of IoT modules features 2G/3G modem, GNSS and WiFi/BT connectivity together with an on-chip powerful application processor and a rich set of interfaces.

This overview sums all key interfaces offered by the module , consult the documentation on INTEL’s IBL supporting website for actual implementation state.

### A) Modem subsystem for data only communication (**HE**922-3GR variant only)

- 2G technology 3GPP TS 45.005
  - GSM/GPRS/EDGE (multislot class 10)
    - note : only EDGE RX mode supported
  - Quad band support (GSM850/E-GSM900/DCS1800/PCS1900)
- 3G technology 3GPP TS 25.101 rel 7
  - WCDMA (HSDPA 21Mbps cat14 / HSUPA 5.76Mbps cat6)
  - Quad band support ( band 1 / 2 / 5 / 8)
  - Class3 power class
- Two (U)SIM ports – dual voltage 1.8/3V  
 ISO 7816-3 IC card standard

### B) GNSS subsystem

- GPS/GLONASS receiver
- Assisted GNSS
- SBAS: WAAS, EGNOS

### C) WiFi/Bluetooth subsystem

- WiFi 802.11 b/g/n 1x1 (1-14, max channel width 20MHz)
- BT 4.0 & BLE
- Single antenna shared for WiFi and BT
- Up to 72.2Mbps OTA throughput, 50Mbps actual throughput

### D) Audio subsystem

- Embedded analog codec
  - 2x microphone inputs + bias supply
  - 1x stereo headset output



- 1x mono earpiece output
- 1x mono speaker (classD 700mW/3.8V/8 ohm)
- Dual digital microphone
- I2S digital audio IO ( pinning multiplexed with USIF1 port)

#### E) Display subsystem

Up to 1080p, 24-bit color, 1080p 30fps (yocto) /720p 50fps (android)

- MIPI-DSI (one x4 lanes port, tearing effect timing control)
- LVDS (one x4 lanes port)
- 4 display layer
- Support color space conversion :YUV2RGB and RGB2YUV
- Support replication and dithering
- 2D Graphic Engine
- Backlight control (CABC input, BL feedback input, BL drive output)
- I2C port for touch panel control IC

#### F) Camera subsystem

Up to 13Mpix, 15 fps ( ISP throughput up to 221 Mpix/sec) (8Mpix, 25fps)

- 4 lanes MIPI-CSI for primary camera (up to 13Mpix/1080p)
- One lane MIPI-CSI for secondary camera (up to 5Mpix/720p)
- 1 camera at a time
- GPIO's for camera control
- I2C port for camera subsystem control
- Camera auxiliary supply output

#### G) Power management

- External battery charger IC support
  - I2C port dedicated to external charger IC control
  - Dedicated GPIO's
  - Fuel gauge input, VBAT/DC sourcing sense ADC input
- Ability to supply the module from DC source without external battery charger IC implementation
- Rich set of embedded power management functions are in place to permit minimization of the powerconsumption of the system in all operating modes.



- Reduction of switching power consumption by clock gating.
  - Reduction of leakage power by switching off non active logic.
  - Dynamic Frequency Voltage Scaling reducing the supply voltage depending on the performance requirements of the system
- The following system operating modes are defined :
    - OFF : complete system switched off ( all context lost)
    - WORKING : CPU executing scheduled tasks
    - IDLE : CPU in power state HALT , waiting for interrupt
    - DEEP SLEEP: CPU in power state DORMANT

#### H) Application processor

The Intel virtual machine manager (VMM) shares CPU resources of the quad core Atom between the cellular DBB modem high level protocol implementation, the applied OS and customer applications. Available BSP's are 32bit Android and 32bit Linux (Yocto project).

The chipset external memory interface controller EMIC supports

- Low power LPDDR3 upto 2Gbyte  
clock frequency up to 533MHz (data speed 1066 Mbps/pin)
- embedded MMC card interface eMMC4.51  
clock frequency up to 52MHz ( data speed DDR 102 Mbps/pin)  
(dataspeed DDR transfer)

Module embedded memory size implementation :

- FLASH eMMC: 8 Gbyte (x8 pin, data speed up to 833 Mbps)
- RAM LPDDR3: 1 Gbyte ( x32 pin, data speed up to 34112 Mbps)

#### I) Security capabilities of DBB:

Intergrated Trusted Executon Environment (TEE) based on Secure Virtual Machine and HW Crypto Unit (CEU)

- Atom Quad Core:
  - VT-x2 / AES-NI / SMEP ( Supervisor Mode Execution Privilege)
- Extensible Secure Execution Environment:
  - HW crypto accelerator – CEU / 256K SRAM
- Configurable execution unit (CEU):
  - DES/3DES
  - AES(128,192,256)



- Exponentiation accelerator – supports RSA(1024.2048)
- Hashing engines : MD5, HMAC, SHA1/256
- True-RNG
- Secure memory : isolated memory region IMR for secure VM
- Secure boot : root of trust is SEC ROM
- Content protection : Widevine Level 1 DRM ( HW protected Video Path)

J) Rich set of module I/O interfaces, including:

- SDIO: SD 3.0, 1x 4bit, speed up to DDR50

only 1.8V supported

- SDMMC: 1x 4bit, default mode (26MHz)

including power supply (fixed 2.9V) and card detect

- USB2.0 (FS/HS DRD dual role device)

The USB port is typically used for:

- Flashing of firmware and module configuration
- Production testing
- Accessing the Application Processor's filesystem
- AT command access
- High speed WWAN access to external host
- Diagnostic monitoring and debugging
- Communication between Java application environment and an external host CPU
- NMEA data to an external host CPU
- Connect to USB peripherals or hubs (note: application note available from chipset provider on USB hub connectivity)

- Peripheral Ports

These can be applied to support several sensors like : accelerometer , gyroscope, magnetometer, proximity and ambient light sensors

Please consult Intel's IBL Support website for AVL (approved vendor list), as well for recommended implementation and port assignment

- 3x I2C port full speed:





- I2C\_AUX : auxiliary use
  - I2C\_CAM / I2C\_TP : available when not applied for camera and/or touchpad control
  - USIF1 port: configurable as SPI or UART (up to 48MHz) (multiplexed with I2S)
  - USIF2 port: configurable as SPI or UART (up to 26MHz)
  - 26 general purpose GPIOs with at least 8 interrupts ( more can be available depending on final product configuration)
  - Analog audio I/F
  - Antenna RF ports (GNSS, CELLULAR,WIFI/BT)
- K) Form factor (40x34mm), 441 pin LGA
- L) Single supply module. The module generates all its internal supply voltages.
- M) Built-in RTC / backup supply pin for supercap
- N) Two Operating temperature range specified for the xE922-3GR family:
- Commercial: 0 °C to +70 °C
  - Industrial extended temperature: -40 °C to +85 °C
- O) Cellular transmitter can work simultaneously with the transmitter in the 2.4GHz band. Only one of the 2.4 GHz modes works at a given moment and it can work simultaneously with any of the cellular modes.

## 2.3. Reference table of RF bands characteristics

### 2.3.1. Cellular network:

Mode	Freq. TX (MHz)	Freq. RX (MHz)	Channels	TX - RX offset
PCS 1900	1850.2 ~ 1909.8	1930.2 ~ 1989.8	512 ~ 810	80MHz
DCS 1800	1710 ~ 1785	1805 ~ 1880	512 ~ 885	95MHz



Mode	Freq. TX (MHz)	Freq. RX (MHz)	Channels	TX - RX offset
GSM 850	824.2 ~ 848.8	869.2 ~ 893.8	128 ~ 251	45MHz
EGSM 900	890 ~ 915	935 ~ 960	0 ~ 124	45 MHz
	880 ~ 890	925 ~ 935	975 ~ 1023	45 MHz
WCDMA 2100 – B1	1920 ~ 1980	2110 ~ 2170	Tx: 9612 ~ 9888 Rx: 10562 ~ 10838	190MHz
WCDMA 1900 – B2	1850 ~ 1910	1930 ~ 1990	Tx: 9262 ~ 9538 Rx: 9662 ~ 9938	80MHz
WCDMA 850 – B5	824 ~ 849	869 ~ 894	Tx: 4132 ~ 4233 Rx: 4357 ~ 4458	45MHz
WCDMA 900 – B8	880 ~ 915	925 ~ 960	Tx: 2712 ~ 2863 Rx: 2937 ~ 3088	45MHz

### 2.3.2. WiFi/Bluetooth

	min	typ	max	unit
Frequency range	2402	-	2482	MHz

### 2.3.3. GNSS

	min	typ	max	unit
GPS	-	1575.5	-	MHz
Glonass	-	1602	-	MHz

## 2.4. Applications

xE922-3GR modules can be used for all kind of IoT Gateways.

Example applications can be:


- Reduction of production overheads
- Smart management of productions
- Remote device monitoring



- Data retrieval to prevent terror attacks
- 

## 2.5. Sensitivity

- 3G  $\leq$  -110 dBm
- 2G CS1  $\leq$  -111 dBm
- 2G CS4  $\leq$  -103 dBm



## 2.6. High level block Diagram

- Digital baseband DBB SoC:  
Intel IoTG Atom x3 (quad-core CPU/GPU), multimedia & connectivity, cellular modem accelerators  
MCP multi chip package memory subsystem ( eMMC+ LPDDR3)
- Analog baseband ABB :  
Intel AG620 (WiFi-BT/cellular 2G/3G quad-band transceivers, GNSS receiver, power management unit PMU, audio frontend AFE)
- RF front end SAW filters / power amplifiers




Figure 1



## 2.7. Environmental requirements

### 2.7.1. Temperature range

<p>Operating Temperature Range</p>	<p>-20 ~ +55°C : This range is defined by 3GPP (the global standard for wireless mobile communication). Telit guarantees its modules to comply with all the 3GPP requirements and to have full functionality of the module with in this range.</p> <p>extended temperature -40 ~ +85°C          &amp; commercial temperature 0~+70°C:          Telit guarantees full functionality within this range as well. However, there may possibly be some performance deviations in this extended range relative to 3GPP requirements, which means: some RF parameters may deviate from 3GPP specification in the order of few dB. For example: receiver sensitivity or maximum output power may be slightly degraded.</p> <p>Even so, all the functionalities like data connection, SMS , USB communication, UART activation etc. will be maintained, and the effect of such degradations will not lead to malfunction.</p>
<p>Storage and non-operating Temperature Range</p>	<p>-40°C ~ +105°C</p>










S19	DSI_DP0	AO	LCD DSI Data_0 Positive	Analog
P19	DSI_DN0	AO	LCD DSI Data_0 Negative	Analog
R20	DSI_DP1	AO	LCD DSI Data_1 Positive	Analog
N20	DSI_DN1	AO	LCD DSI Data_1 Negative	Analog
L20	DSI_DP2	AO	LCD DSI Data_2 Positive	Analog
J20	DSI_DN2	AO	LCD DSI Data_2 Negative	Analog
K21	DSI_DP3	AO	LCD DSI Data_3 Positive	Analog
H21	DSI_DN3	AO	LCD DSI Data_3 Negative	Analog
M21	DSI_CLKP	AO	LCD DSI Clock Positive	Analog
P21	DSI_CLKN	AO	LCD DSI Clock Negative	Analog
AP11	LCD_RESET	I/O	LCD Reset / GPIO	CMOS 1.8V
AP9	LCD_TE	I/O	LCD Tearing effect input	CMOS 1.8V
<b>LVDS Display Interface</b>				
W19	LVDS_TA1P	AO	LVDS Data A Positive	Analog
U19	LVDS_TA1N	AO	LVDS Data A Negative	Analog
X18	LVDS_TB1P	AO	LVDS Data B Positive	Analog
V18	LVDS_TB1N	AO	LVDS Data B Negative	Analog
V20	LVDS_TC1P	AO	LVDS Data C Positive	Analog
T20	LVDS_TC1N	AO	LVDS Data C Negative	Analog
Y21	LVDS_TD1P	AO	LVDS Data D Positive	Analog
W21	LVDS_TD1N	AO	LVDS Data D Negative	Analog
U21	LVDS_TCLK1P	AO	LVDS Clock Positive	Analog
S21	LVDS_TCLK1N	AO	LVDS Clock Negative	Analog
<b>LCD Backlight</b>				
AS15	CABC	AI	Content Adaptive Backlight Control	Analog
AS17	LEDFB_DP	AI	Backlight feedback Positive	Analog
AU17	LEDFB_DN	AI	Backlight feedback Negative	Analog
AP13	LEDDR	AO	Backlight Drive	Analog
<b>Touch Screen interface</b>				
AD17	TP_SDA	I/O	Touch panel I2C Data	CMOS 1.8V
AB17	TP_SCL	I/O	Touch panel I2C Clock	CMOS 1.8V
F7	TP_RESET	I/O	Touch panel Reset	CMOS 1.8V
F11	TP_IRQ	I/O	Touch panel Interrupt	CMOS 1.8V
<b>SD/MMC Card Interface</b>				
AP15	VDD_SD	-	Power supply out for MMC card 1.8/3V	PWR out
J2	SD_CARD_DET	I	MMC card detect(active low)	CMOS_1.8V
F1	SD_DAT0	I/O	MMC card data 0	CMOS_1.8/3V
H1	SD_DAT1	I/O	MMC card data 1	CMOS_1.8/3V
K1	SD_DAT2	I/O	MMC card data 2	CMOS_1.8/3V
M1	SD_DAT3	O	MMC card data3	CMOS_1.8/3V




E2	SD_CLK	O	MMC card clock	CMOS_1.8/3V
G2	SD_CMD	I/O	MMC card command	CMOS_1.8/3V
<b>SDIO Interface</b>				
L4	SDIO_CLK	I/O	CLK	CMOS 1.8V
P3	SDIO_CMD	I/O	CMD	CMOS 1.8V
P1	SDIO_DAT0	I/O	SD0	CMOS 1.8V
N2	SDIO_DAT1	I/O	SD1	CMOS 1.8V
M3	SDIO_DAT2	I/O	SD2	CMOS 1.8V
N4	SDIO_DAT3	I/O	SD3	CMOS 1.8V
<b>USIF 1 (UART/SPI)</b>				
W5	USIF1_RXD	I	UART1 / SPI1 Serial data input	CMOS 1.8V
Y5	USIF1_TXD	O	UART1 / SPI1 Serial data Output	CMOS 1.8V
S5	USIF1_SCLK	I/O	UART1 CTS / SPI1 SCLK	CMOS 1.8V
U5	USIF1_CS	O	UART1 RTS / SPI1 Chip Select	CMOS 1.8V
<b>USIF 2 (UART/SPI)</b>				
AH3	USIF2_RXD	I	UART2 / SPI2 Serial data input	CMOS 1.8V
AE4	USIF2_TXD	O	UART2 / SPI2 Serial data Output	CMOS 1.8V
AD5	USIF2_SCLK	I/O	UART2 CTS / SPI2 SCLK	CMOS 1.8V
AJ2	USIF2_CS	O	UART2 RTS / SPI2 Chip Select	CMOS 1.8V
<b>I2C Ports</b>				
AS1	AUX_I2C_SDA	I/O	I2C3 Data (AUX / Sensors)	CMOS 1.8V
AT2	AUX_I2C_SCL	I/O	I2C3 Clock (AUX / Sensors)	CMOS 1.8V
AC18	CHG_I2C_SCL	I/O	Charger I2C Clock	CMOS 1.8V
AE18	CHG_I2C_SDA	I/O	Charger I2C Data	CMOS 1.8V
<b>SIM card interface 1</b>				
AM5	VSIM1	-	External SIM signal 1 – Power supply for the SIM	1.8 / 2.85V
AR6	SIMCLK1	O	External SIM signal 1 – Clock	1.8 / 2.85V
AN10	USIM1_DETECT	I	External SIM signal 1 – Card detect (Active low)	CMOS 1.8V
AT6	SIMIO1	I/O	External SIM signal 1 – Data I/O	1.8 / 2.85V
AN6	SIMRST1	O	External SIM signal 1 – Reset	1.8 / 2.85V
<b>SIM card interface 2</b>				
AK3	VSIM2	-	External SIM signal 2 – Power supply for the SIM	1.8 / 2.85V
AS7	SIMCLK2	O	External SIM signal 2 – Clock	1.8 / 2.85V
AR10	USIM2_DETECT	I	External SIM signal 2 – Card detect (Active low)	CMOS 1.8V
AU7	SIMIO2	I/O	External SIM signal 2 – Data I/O	1.8 / 2.85V
AP7	SIMRST2	O	External SIM signal 2 – Reset	1.8 / 2.85V
<b>Analog Audio</b>				
AK21	EP_P	AO	Differential Earpiece Positive	Analog
AM21	EP_N	AO	Differential Earpiece Negative	Analog
AG20	MICP1	AI	Earpiece microphone 1 signal input; phase+	Analog





AE20	MICN1	AI	Earpiece microphone 1 signal input; phase-	Analog
AF19	MICP2	AI	Headset microphone 2 signal input; phase+	Analog
AH19	MICN2	AI	Headset microphone 2 signal input; phase-	Analog
AJ18	VMIC_BIAS	AO	Analog Microphone bias	PWR out
AJ20	HP_OUT_R	AO	Headset Right Signal Out	Analog
AL20	HP_OUT_L	AO	Headset Left Signal Out	Analog
AH21	SPKR_LP	AO	Speaker Signal Out Positive	Analog
AF21	SPKR_LN	AO	Speaker Signal Out Negative	Analog
<b>Digital microphone</b>				
AV12	DIG_MIC_CLK	DI	Digital microphone Clock Output	CMOS 1.8V
AN12	DIG_MIC_D1	DI	Digital microphone 1 signal input;	CMOS 1.8V
AT12	DIG_MIC_D2	DI	Digital microphone 2 Clock input;	CMOS 1.8V
AG18	MIC_VDD	AO	MEMS/DIG Microphone Power Supply	PWR out
<b>RF Antenna</b>				
AE2	ANT_MAIN	A	Main Cellular RF antenna	RF
T2	ANT_GPS	A	GPS Antenna	RF
AV14	ANT_WIFI_BT	A	WiFi /BT Antenna	RF
<b>DIGITAL GPIO</b>				
AV8	GPIO0_EINT5	I/O	GPIO / External IRQ	CMOS 1.8V
AT8	GPIO1_EINT2	I/O	GPIO / External IRQ, Used for SoC USB ID WU from Sleep	CMOS 1.8V
AS11	GPIO5_EINT7	I/O	GPIO / USB_FAULT IRQ	CMOS 1.8V
G10	GPIO44	I/O	GPIO	CMOS 1.8V
E10	GPIO45	I/O	GPIO	CMOS 1.8V
A10	GPIO46	I/O	GPIO	CMOS 1.8V
H9	GPIO47	I/O	GPIO	CMOS 1.8V
F9	GPIO48	I/O	GPIO	CMOS 1.8V
B9	GPIO49	I/O	GPIO	CMOS 1.8V
G8	GPIO50	I/O	GPIO	CMOS 1.8V
E8	GPIO51	I/O	GPIO	CMOS 1.8V
A8	GPIO52_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V
H17	GPIO53	I/O	GPIO / MIPI Trace Clock	CMOS 1.8V
K5	GPIO54_EINT1	I/O	GPIO / External IRQ	CMOS 1.8V
G14	GPIO55_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V
H7	GPIO56	I/O	GPIO	CMOS 1.8V
B11	GPIO57_EINT9	I/O	GPIO / External IRQ	CMOS 1.8V
D11	GPIO58_EINT2	I/O	GPIO / External IRQ	CMOS 1.8V
E6	GPIO63_EINT8	I/O	GPIO / External IRQ	CMOS 1.8V
A6	GPIO64_EINT13	I/O	GPIO / External IRQ	CMOS 1.8V
H5	GPIO65	I/O	GPIO	CMOS 1.8V
F5	GPIO66_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V






B5	GPIO67_EINT0	I/O	GPIO / External IRQ	CMOS 1.8V
F3	GPIO72_EINT9	I/O	GPIO / External IRQ	CMOS 1.8V
B3	GPIO73_EINT10	I/O	GPIO / External IRQ	CMOS 1.8V
<b>Miscellaneous Functions</b>				
AR16	ON_OFF	I	Power ON/OFF	
AU5	MAIN_RESET_IN	I	MAIN_RESET	
AR14	LED_CURSINK	I	GP LED Driver (Sink)	
AS5	HW_KEY	I	Product ID for Production testing	
AN8	GNSS_FTA		Used internally (do not connect)	
AN14	CHG_RST_OUT	O	External Charger Reset	
AB21	CHG_INT_IN	I	Charger IRQ	
AN16	CHG_POK_IN	I	Charger Power OK indication	
AW17	VBUS_PWR_EN	O	Enable External VBUS source for DRD	
AV16	FG_IBATP	I	Battery Fuel Gauge Positive	
AT16	FG_IBATN	I	Battery Fuel Gauge Negative	
AM19	ADC_VBATMEAS	I	Battery/DC-supply measurement ADC	
<b>ADC Ports</b>				
AL18	ADC_IN0	AI	Analog to Digital converter (Batt ID)	Analog
AK19	ADC_IN1	AI	Analog to Digital converter (Batt Temp)	Analog
<b>JTAG</b>				
AT4	JTAG_TDO	O	JTAG	CMOS 1.8V
AN4	JTAG_TDI	I	JTAG	CMOS 1.8V
AR4	JTAG_TMS	I	JTAG	CMOS 1.8V
AV4	JTAG_TCK	O	JTAG	CMOS 1.8V
AW5	JTAG_TRST	O	JTAG	CMOS 1.8V
AW3	JTAG_RTCK	I	JTAG	CMOS 1.8V
<b>Power Supply In / OUT</b>				
AR18	V_BAT_1	-	Main power supply for Baseband	PWR in
AS19	V_BAT_2	-	Main power supply for Baseband	PWR in
AR20	V_BAT_3	-	Main power supply for Baseband	PWR in
AT20	V_BAT_4	-	Main power supply for Baseband	PWR in
AV20	V_BAT_5	-	Main power supply for Baseband	PWR in
AS21	V_BAT_6	-	Main power supply for Baseband	PWR in
AU21	V_BAT_7	-	Main power supply for Baseband	PWR in
AV18	V_BAT_PA_1	-	Main power supply for PA	PWR in
AT18	V_BAT_PA_2	-	Main power supply for PA	PWR in
AU19	V_BAT_PA_3	-	Main power supply for PA	PWR in
AK17	1V8_OUT	-	1.8V Supply / Reference for external peripherals	PWR out
AA18	VAUX_1P8V	-	Camera 1.8V or auxiliary configurable power supply	PWR out
AH17	VAUX_2P85V	-	Camera 2.85V or auxiliary configurable power supply	PWR out



AA4	VAUX_3P0V	-	Auxiliary 3.0V power supply (shared with internal eMMC supply)	PWR out
AA20	V_RTC	-	RTC backup	PWR in
<b>GND</b>				
A2	GND	-		GROUND
A14	GND	-		GROUND
A20	GND	-		GROUND
B1	GND	-		GROUND
B13	GND	-		GROUND
B21	GND	-		GROUND
C4	GND	-		GROUND
C6	GND	-		GROUND
C8	GND	-		GROUND
C10	GND	-		GROUND
C12	GND	-		GROUND
D1	GND	-		GROUND
D3	GND	-		GROUND
D5	GND	-		GROUND
D7	GND	-		GROUND
D9	GND	-		GROUND
D13	GND	-		GROUND
E16	GND	-		GROUND
F17	GND	-		GROUND
G20	GND	-		GROUND
H11	GND	-		GROUND
H13	GND	-		GROUND
H15	GND	-		GROUND
J4	GND	-		GROUND
J6	GND	-		GROUND
J8	GND	-		GROUND
J10	GND	-		GROUND
J12	GND	-		GROUND
J14	GND	-		GROUND
J16	GND	-		GROUND
J18	GND	-		GROUND
K3	GND	-		GROUND
K7	GND	-		GROUND
K9	GND	-		GROUND
K11	GND	-		GROUND
K13	GND	-		GROUND
K15	GND	-		GROUND











AF17	GND	-		GROUND
AG2	GND	-		GROUND
AG4	GND	-		GROUND
AG6	GND	-		GROUND
AG8	GND	-		GROUND
AG10	GND	-		GROUND
AG12	GND	-		GROUND
AG14	GND	-		GROUND
AG16	GND	-		GROUND
AH5	GND	-		GROUND
AH7	GND	-		GROUND
AH9	GND	-		GROUND
AH11	GND	-		GROUND
AH13	GND	-		GROUND
AH15	GND	-		GROUND
AJ4	GND	-		GROUND
AJ6	GND	-		GROUND
AJ8	GND	-		GROUND
AJ10	GND	-		GROUND
AJ12	GND	-		GROUND
AJ14	GND	-		GROUND
AJ16	GND	-		GROUND
AK5	GND	-		GROUND
AK7	GND	-		GROUND
AK9	GND	-		GROUND
AK11	GND	-		GROUND
AK13	GND	-		GROUND
AK15	GND	-		GROUND
AL2	GND	-		GROUND
AL4	GND	-		GROUND
AL6	GND	-		GROUND
AL8	GND	-		GROUND
AL10	GND	-		GROUND
AL12	GND	-		GROUND
AL14	GND	-		GROUND
AL16	GND	-		GROUND
AM1	GND	-		GROUND
AM3	GND	-		GROUND
AM7	GND	-		GROUND
AM9	GND	-		GROUND



AM11	GND	-		GROUND
AM13	GND	-		GROUND
AM15	GND	-		GROUND
AN18	GND	-		GROUND
AN20	GND	-		GROUND
AP1	GND	-		GROUND
AP3	GND	-		GROUND
AP19	GND	-		GROUND
AP21	GND	-		GROUND
AR2	GND	-		GROUND
AS3	GND	-		GROUND
AT10	GND	-		GROUND
AT14	GND	-		GROUND
AU1	GND	-		GROUND
AU3	GND	-		GROUND
AU9	GND	-		GROUND
AU11	GND	-		GROUND
AU13	GND	-		GROUND
AU15	GND	-		GROUND
AV2	GND	-		GROUND
AV6	GND	-		GROUND
AW1	GND	-		GROUND
AW7	GND	-		GROUND
AW9	GND	-		GROUND
AW11	GND	-		GROUND
AW13	GND	-		GROUND
AW15	GND	-		GROUND
AW19	GND	-		GROUND
AW21	GND	-		GROUND
<b>RFU</b>				
D17	RFU1	-		
B17	RFU2	-		
C16	RFU3	-		
A16	RFU4	-		
C2	RFU5	-		
AS13	RFU6	-		
K17	RFU7	-		
AS9	RFU8	-		
AN2	RFU9	-		
AK1	RFU10	-		



AH1	RFU11	-		
P5	RFU12	-		
R4	RFU13	-		
T4	RFU14	-		
V4	RFU15	-		
AP5	RFU16	-		
W3	RFU17	-		
Y3	RFU18	-		
AB3	RFU19	-		
AC4	RFU20	-		
X2	RFU21	-		
AA2	RFU22	-		
W1	RFU23	-		
Y1	RFU24	-		
AB1	RFU25	-		
C14	RFU26	-		
G16	RFU27	-		
A12	RFU28	-		
F15	RFU29	-		
G12	RFU30	-		
E12	RFU31	-		
E14	RFU32	-		
F13	RFU33	-		
D15	RFU34	-		
B15	RFU35	-		
T18	RFU36	-		
R18	RFU37	-		
N18	RFU38	-		
L18	RFU39	-		
AR12	RFU40	-		
Y17	RFU41	-		
AB19	RFU42	-		
AD19	RFU43	-		
AV10	RFU44	-		

**NOTE:**

**Unless otherwise specified, RFU pins must be left unconnected (Floating).**



### 3.2. LGA Pads Layout

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	S	T	U	V	W	X
1	GND	GND	RFU5	GND	SD_CLK	SD_DAT0	SD_GND	SD_DAT1	SD_CARD_DE T	SD_DAT2	GND	SD_DAT3	SD0_DAT1	SD0_DAT0	GND	GND	ANT_GND	GND	GND	RFU23	
2	GND	GND	RFU5	GND	SD_CLK	SD0_DAT0	CAM2_PD	CAM2_PD	GND	GND	SD0_CLK	SD0_DAT2	SD0_DAT3	SD0_DAT1	SD0_DAT0	GND	GND	GND	GND	RFU17	RFU21
3	GND	GND	RFU5	GND	SD_CLK	SD0_DAT0	CAM2_PD	CAM2_PD	GND	GND	SD0_CLK	SD0_DAT2	SD0_DAT3	SD0_DAT1	SD0_DAT0	GND	GND	GND	GND	RFU15	RFU17
4	CAM1_PD	GND	GND	GND	CAM2_RESET	CAM1_RESET	CAM1_RESET	GND	GND	GND	SD0_CLK	SD0_DAT2	SD0_DAT3	SD0_DAT1	SD0_DAT0	GND	GND	GND	RFU15	RFU17	GND
5	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	USB1_SCLK	GND	USB1_CS	RFU15	RFU17	GND
6	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	USB1_CS	RFU15	RFU17	GND
7	CAM1_FLASH	GND	GND	GND	TP_RESET	TP_RESET	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
8	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
9	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
10	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
11	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
12	RFU23	GND	GND	GND	RFU23	RFU23	RFU23	RFU23	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
13	GND	GND	RFU23	GND	RFU23	RFU23	RFU23	RFU23	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
14	GND	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
15	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
16	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
17	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	RFU23	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
18	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
19	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
20	GND	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17
21	GND	GND	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	CSE2_DP	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RFU15	RFU17



**xE922-3GR Hardware User Guide**  
 1VV0301272 Rev.0.8 2017-01-05

Y	AA	AB	AC	AD	AE	AF	AG	AH	AJ	AK	AL	AM	AN	AP	AR	AS	AT	AU	AV	AW	
Y	AA	AB	AC	AD	AE	AF	AG	AH	AJ	AK	AL	AM	AN	AP	AR	AS	AT	AU	AV	AW	
LVD5_TDRP	V_RTC	CHQ_INT_N	GND	GND	MICH1	SPKR_LN	MCP1	MCP2	HP_OUT_R	EP_P	HP_OUT_L	EP_N	GND	GND	V_BAT_3	V_BAT_6	V_BAT_4	V_BAT_7	V_BAT_5	GND	21
GND	GND	RFU02	GND	RFU03	MICN2	MCP2	MCP1	MCP2	HP_OUT_R	AOC_M1	HP_OUT_L	AOC_VBATME_AS	GND	GND	V_BAT_3	V_BAT_6	V_BAT_4	V_BAT_7	V_BAT_5	GND	20
GND	VMAX_P9V	GND	CHQ_DEC_SCL	CHQ_DEC_SDA	GND	MICP2	MIC_V0D	MICN2	VINC_BIAS	AOC_M1	AOC_M0	AOC_VBATME_AS	GND	GND	V_BAT_1	V_BAT_2	V_BAT_PA_2	V_BAT_PA_3	V_BAT_PA_1	GND	19
RFU01	GND	TP_SCL	GND	TP_SDA	GND	GND	VMAX_P9V	GND	TP_SDA	TP_OUT	GND	CAM_DEC_SDA	CHQ_POK_N	CAM_DEC_SCL	ON_OFF	LED_P	LED_B	LED_DN	LED_B	VBUS_P9V_E	18
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	CHQ_RST_OUT	GND	CABC	FG_BATN	FG_BATN	ANT_ZN1	GND	17
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	16
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	15
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	14
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	13
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	12
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	11
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	10
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	9
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	8
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	7
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	6
USER1_TX0	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	5
USER1_TX0	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	4
VMAX_P9V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	CHQ_RST_OUT	LEDRN	LEDRN	FG_BATN	GND	GND	ANT_ZN1	GND	3
RFU08	RFU08	RFU09	RFU03	GND	GND	GND	GND	USER2_RX0	GND	VSM2	GND	GND	JTAG_TDI	JTAG_TMS	HW_KEY	JTAG_TDO	JTAG_TDO	JTAG_TCK	JTAG_TRES	GND	2
RFU04	RFU02	RFU05	GND	GND	ANT_ZN1	GND	GND	USER2_RX0	USER2_CS	RFU08	GND	GND	JTAG_TDI	JTAG_TMS	HW_KEY	JTAG_TDO	JTAG_TDO	JTAG_TCK	JTAG_TRES	GND	1





## 4. Electrical specifications

### 4.1. Absolute maximum ratings – not operational

A deviation from listed below values range may harm the xE922-3GR module.

Symbol	Parameter	Min	Max	Unit
VBATT	battery supply voltage on pin VBATT	-0.3	+5.5	[V]
VBATT_PA	battery supply voltage on pin VBATT_PA	-0.3	+6.0	[V]

### 4.2. Recommended operating conditions

Symbol	Parameter	Min	Typ	Max	Unit
T <sub>case</sub>	Case temperature (1)	-40	+25	+85	[°C]
VBATT	Battery supply voltage on pin VBATT	3.6	3.8	4.2	[V]
VBATT_PA	Battery supply voltage on pin VBATT_PA	3.6	3.8	4.2	[V]
I <sub>BATT_PA</sub> + I <sub>BATT</sub>	Peak current to be used to dimension decoupling capacitors on pin VBATT_PA	-	2	-	[A]

(1) T<sub>case</sub> case temperature: measured at top side shield of module

### 4.3. Logic Level Specifications

Unless otherwise specified, all the interface circuits of the xE922-3GR are 1.8V CMOS logic.

Only few specific interfaces (such as USIM) are capable of dual voltage I/O.

The following table shows the logic level specifications used in the Telit xE922-3GR interface circuits:



#### NOTE:

Do not connect xE922-3GR's digital logic signal directly to OEM's digital logic signal with a level higher than 2.1V for 1.8V CMOS signals.



For 1.8V CMOS signals:

**Absolute Maximum Ratings - Not Functional**

Parameter	xE922-3GR	
	Min	Max
Input level on any digital pin when on	-0.3V	+2.16V
Input voltage on analog pins when on	-0.3V	+2.16 V

**Operating Range - Interface levels (1.8V CMOS)**

	Parameter	xE922-3GR		Unit	condition
		Min	Max		
V <sub>IH</sub>	Input high level	1.3V	2.1V	[V]	
V <sub>IL</sub>	Input low level	-0.3V	0.5V	[V]	
V <sub>OH</sub>	Output high level	1.6V		[V]	I <sub>oh</sub> = 0.1 mA
V <sub>OL</sub>	Output low level		0.2V	[V]	I <sub>oh</sub> = -0.1mA
I <sub>IL</sub>	Low-level input current		1.5	[μA]	no PU/PD
I <sub>IH</sub>	High-level input current		1.3	[μA]	no PU/PD
R <sub>PU/PD</sub>	pull up/down resistance	7.2	45	[kΩ]	
I <sub>source/sink</sub>	GPIO drive strength	2	12	[mA]	Configurable 2,4,8,12 mA V <sub>drv_HIGH</sub> =1.62V/LOW=0.18V



## 5. Power supply

### 5.1. Input supply

There are 2 input power supplies defined on the xE922-3GR module, V\_BAT, V\_BAT\_PA.

V\_BAT\_PA pin supplies transmit RF front end (RFFE) power amplifiers (PA) of the cellular network (2G/3G) connection feature of the module.

V\_BAT pin supplies the remaining module circuitry, distributed via an internal power management unit (PMU).

Although defined separately, V\_BAT and V\_BAT\_PA can be connected together. The split implementation allows for separate power consumption characterization of the RFFE as well as optional noise filtering network to isolate V\_BAT from the typical bursty character of V\_BAT\_PA in 2G mode operation.



#### **NOTE:**

In GSM/GPRS mode, RF transmission is not continuous and is packed into bursts at a base frequency of about 216 Hz with relative current peaks as high as about 2 A. Therefore the power supply must be designed to withstand these current peaks (from V\_BAT\_PA input supply pin) without big voltage drops; this means that both the electrical design (current rating and/or decoupling buffer capacitors) and the board layout must be designed for this current flow. If the layout of the PCB is not well designed, a strong noise floor is generated on the ground. This will reflect on all the audio paths producing an audible annoying noise at 216 Hz; if the voltage drops during the peaks, current absorption is too high. The device may even shut down as a consequence of the supply voltage drop.



Both V\_BAT\_PA and V\_BAT are protected by Zener transient voltage suppressor diodes internal the module. Although the internal transient suppressor also protects for reverse polarized input supply application, its max power dissipation is limited as well.

For performance specification of this protection please consult the datasheet. (DF3A6.8FUT1 / ON Semiconductor)

A low ESR buffer capacitor of adequate capacity must be provided on the application main board in order to cut the current absorption peaks (either from system load or during cellular load TX slots , up to 2 A), taking into account the sourcing power supply circuitry implementation is limited qua current rating and/or transient response timing. The buffer capacitor must be selected in order to guarantee at all time V\_BAT > BUV battery under voltage (typical 3.0V).

For information, the total ‘distributed’ capacitance already present inside the module:

- V\_BAT\_PA : 33uF
- V\_BAT : 82uF

## 5.2. Output supply

### 5.2.1. Linear voltage regulators

#### 5.2.1.1. VAUX\_1P8V

parameter	symbol	value			unit	condition	Default value	Default state
		Min	Typ	max				
External cappacitor	Cext		1000	1400	nF			
Cappacitor ESR	R_esr			100	ohm	100 Hz		
				0.05	ohm	1 MHz...30MHz		
Output voltage	Vreg	1.8		2.85	V	Configurable 1.8/2.5/2.8/2.85V	2.85V	OFF
Output Current	Ireg max			225	mA			
Current Limitation	Imax		400		mA	50% nominal LDO voltage		



### 5.2.1.2. VAUX\_2P85V

parameter	symbol	value			unit	condition	Default value	Default state
		Min	Typ	max				
External capacitor	Cext		1000	1400	nF			
Capacitor ESR	R_esr			100	ohm	100 Hz		
				0.05	ohm	1 MHz...30MHz		
Output voltage	Vreg	1.8		2.85	V	Configurable 1.8/2.5/2.8/2.85V	2.85V	OFF
Output Current	Ireg max			225	mA			
Current Limitation	Imax		400		mA	50% nominal LDO voltage		

### 5.2.1.3. VAUX\_3P0V

parameter	symbol	value			unit	condition	Default value	Default state
		Min	Typ	max				
External capacitor	Cext		1000		nF			
Capacitor ESR	R_esr			100	ohm	100 Hz		
				0.05	ohm	1 MHz...30MHz		
Output voltage	Vreg		3.0		V			ON
Current Limitation	Imax	1			A	V_BAT>3.5V		

Note:

VAUX\_3P0V is also applied internally the module, feeding the flash memory part of the eMCP memory.





The datasheet of the eMCP specifies a maximum current consumption on this powersupply line of about 150mA (read operation).

Care should be exercised to limit the total power consumption, to keep heat dissipation limited:

$$\text{Power\_dissipation} = (V\_BAT-3.0V) \times (150\text{mA\_max}+I\_external)$$

#### 5.2.1.4. VSIM1/2

parameter	symbol	value			unit	condition	Default value	Default state
		Min	Typ	max				
External cappacitor	Cext		100	135	nF			
Cappacitor ESR	R_esr			100	ohm	100 Hz		
				0.05	ohm	1 MHz...30MHz		
Output voltage	Vreg	1.2		2.91	V		2.91V	ON
Output Current	Ireg max	30			mA			
Current Limitation	Imax		80		mA			

### 5.2.2. DC/DC stepdown

#### 5.2.2.1. 1V8\_OUT

parameter	symbol	value			unit	condition	Default value	Default state
		Min	Typ	max				
Output capacitor	Cout	11	22	+35%	uF	internal module tot.cap +/-32 uF		
Capacitor ESR	R_esr			100	ohm	100 Hz		
				0.05	ohm	1 MHz...10MHz		
Output voltage	Vreg		1.8		V		1.8V	ON
Output	Ireg			1.2	A			



Current	max							
Pull-downr resistor	Rpd			200	ohm	DC/DC is OFF		
Switching frequency	F_dcdc	-3%	3.2	+3%	MHz			

Note:

1V8\_OUT is also applied internally the module feeding several I/O peripherals, memory interface and analog RF parts (depending on use case).

Care should be exercised to keep external current dissipation limited in order not to exceed the maximum output current of the DC/DC regulator.

1V8\_OUT external usage is primarily targeted for IO reference level or supplying levelshift devices.

### 5.3. Typical system power consumption

Test conditions:

- room temperature 22deg, still air, no heatsink
- V\_BAT/V\_BAT\_PA= 3.8V
- 50 ohm antenna load impedance
- Display and camera supply current excluded (separately powered)

WLAN related use cases are executed with WiFi hotspot serving the DUT as only client, inside RF shield box.

These are typical power consumption measured at room temperature, with the module mounted on Telit’s reference carrier board, no heatsink applied.

At higher ambient temperature condition one can expect higher current consumption due to increasing leakage currents.

SW release: MR1 // sf3gr\_telit\_he922-flashfiles-eng.android\_a60\_ww33\_camera\_orientation.

Type	description	[mA]
off	Module powered off	0.15
idle	Idle Display On	200
	WLAN Active Idle (3G cell registered)	18
	3G Active Idle	21



standby	Flight Mode	2.6
	WLAN Idle associated (3G cell registered)	8.6
	2G Standby, DRX5	
	GSM850	4.8
	GSM900	4.8
	DCS1800	4.8
	PCS1900	6.3
	3G Standby, DRX7	
	B1	4
	B2	4.7
	B5	4.1
B8	4.1	
Data traffic	GPRS 4TX(gamma10)/1RX PS	
	GSM850	212
	GSM900	220
	DCS1800	173
	PCS1900	185
	3G 24dBm RMC 12.2kbps	
	B1	572
	B2	713
	B5	480
B8	600	
Audio Playback	MP3 Playback, Wired Headset, flight mode	103
Video Playback	Video Playback 720p 30fps H.264, HP level 4.0, 4Mb/s, Airplane Mode, Landscape Mode	345



	Video Streaming HTML5 WLAN -H.264 -720p	776
	Video Streaming HTML5 3G -H.264 -720p chrome52	959
Browsing	Browsing Chrome HTML5 -WLAN	448
	Browsing Chrome HTML5 -3G	560
Imaging	User mode image capture, 3G idle	TBD
	Video Recording, HD 720p 30fps AVC baseline 3.1, 1.5Mbps, 3G idle	876
GNSS	Tracking mode (non-assisted) : GPX Logger app (typical driving test), airplane mode	140
	Acquisition mode (non-assisted) 8 satellites / -130dBm	TBD
	Tracking mode (non-assisted) 8 satellites / -130dBm	TBD
BT	Upload file sending	460
	Download file receiving	535
	BT enabled , no device connected	3
	1 BLE sensor device connected, no data	4.6
	1 BLE sensor notifying @1second period	84
	1 BLE sensor notifying @5second period	37
	6 BLE sensors device connected, no data	10
	6 BLE sensors notifying @1second period	89
	6 BLE sensors notifying @5second period	86

## 5.4. RTC backup

The internal PMU features real-time clock (RTC) based on 32 kHz oscillator, to keep track of date and time. This feature is supplied by an internal LDO V\_RTC, typical 2.3V +5%.

V\_RTC is ‘always on’ when V\_BAT supply is present (>2.5V min).

V\_RTC is internally decoupled with 100 nF. When V\_BAT is removed from the module, in case RTC tracking is needed an external supercap is required connected to module pin V\_RTC.



The following table gives an overview of V\_RTC minimum voltage level requirements in order to keep RTC running:

condition	minimum V_RTC [V]		
	min	Typ	max
room temperature		0.8	1.1
-40 to +125deg		0.9	1.2

So typically at room temperature a voltage difference of  $2.3V - 0.8V = 1.5V$  is available for buffering the RTC supply in case V\_BAT is removed.

An external capacitor for RTC buffering can be added, typical 100uF, up to maximum 220uF directly to the LGA pin V\_RTC.

In case an extreme large (super) capacitor, typical 1 F, is applied, a series resistor of typical 470 Ohm should be added.

Typical current drawn from V\_RTC by the RTC clock: 2.6µA

An RTC alarm is one of the possible events to power ON the module.





## 6. Power ON/OFF and reset control

### 6.1. Power On


Once power applied to the V\_BAT, the power on can be triggered by four possible events:

- ON\_OFF key event (+ application of power to system with 'first connect' enabled)
- External charger detection (CHG\_POK)
- RTC alarm

#### 6.1.1. ON\_OFF key action

If the ON\_OFF key is forced by external circuitry to V\_RTC, the system startup procedure begins.

- Active logic : HIGH
- T\_on minimum : 100msec
- Debounce : 15msec



When the system is supplied with V\_BAT for the first time, it will automatically start up without waiting for an event.

This so called 'first connect' power up condition can be disabled by adding a pulldown resistor on ON\_OFF signal of typical 10 kOhm.

Once the system is ON, if the ON\_OFF key is forced to V\_RTC for minimum  $T_{off} > 10$  seconds, the system will switch OFF again.

After the initial startup procedure and when FW has booted, the ON\_OFF key will be re-programmed to wake up the system when asserted during sleep mode.

### **6.1.2. Switching ON due to charging**

If an external charger is detected the system startup procedure begins. An external charger can be detected by LOW level detection on CHG\_POK and / or CHG\_INT input pins. Both pins have an internal pullup applied to V\_RTC. (See chapter 7.2 for charger IC connections)

### **6.1.3. Switching on due to RTC alarm**

The real time clock can generate a wake-up signal called RTC alarm. Once the PMU detects this level high the system startup procedure begins.

## **6.2. Power off**

There are two ways to trigger a power off cycle of the system.

### **6.2.1. Soft power off**

Based on application specific implementation and/or user interaction, the SW can trigger a power off cycle.

### **6.2.2. Emergency power off**

In case the PMU detects a HW failure, the PMU will shut down by itself.

The following events will trigger an emergency power off:

- PMU watchdog time-out
- ON\_OFF key pressed for more than 10 sec
- ADC\_VBATMEAS < threshold ( default 2.3V)
- Overtemperature (refer to thermal design guide)

## **6.3. Reset**

For soft reset, the system SW can trigger two types of soft reset.

One type will reset the DBB and go through the PMU power off/on sequence,

The other type will only reset the CPU while keeping voltage regulators enabled.

For hard reset, the system can be reset by pulling LGA pin AU5 “MAIN\_RESET\_IN” active LOW.



## 7. Battery management

The xE922-3GR chipset supports an (optional) complete battery management solution based on external charger IC interfacing by the following dedicated charging control lines.


PAD	Signal	I/O	descriptions	Type
AN14	CHG_RST_OUT	O	External Charger Reset	
AB21	CHG_INT_IN	I	Charger IRQ	
AN16	CHG_POK_IN	I	Charger Power OK indication	
AV16	FG_IBATP	I	Battery Fuel Gauge Positive	
AT16	FG_IBATN	I	Battery Fuel Gauge Negative	
AM19	ADC_VBATMEAS	I	Battery measurement ADC	
AC18	CHG_I2C_SCL	I/O	Charger I2C Clock	CMOS 1.8V
AE18	CHG_I2C_SDA	I/O	Charger I2C Data	CMOS 1.8V
AL18	ADC_IN0	AI	Analog to Digital converter (MEAS0 Batt ID)	Analog
AK19	ADC_IN1	AI	Analog to Digital converter (MEAS1 Batt Temp)	Analog

The battery management system foresees in the following main functions:

- Battery voltage/capacity monitoring (fuel gauge)
- Battery charger interface (I2C bus, predefined IO's)

### 7.1. Coulomb counter

The coulomb counter is a current integration method to improve the battery state of charge, while combined with VBATMEAS voltage monitoring. Below figure shows the required connections, where the bidirectional battery current is sensed across a shunt resistor (low side sensing, typ. 20 mOhm).



Always connect the sense resistor to the negative (ground) side of the battery. Positive side battery sensing is not supported and will damage the chip.




Minimize parasitic resistance in the current path by using thick copper traces between sense resistor and PCB ground and negative battery terminal respectively.

The fuel gauge FG\_IBATP/N signal pair should be routed as differential and isolated from aggressors (like clocks, DC/DC switching nodes) to minimize noise interference.

A low pass filter 4.7k/1uF is present inside the xE922-3GR module.

When using 2-terminal resistor, apply 4-wire terminal layout pattern scheme as suggested in following figure.

**4-Wire sensing using a 2-terminal resistor**



**7.2. Battery charging**

The system SW supports application of an external charger IC solution BQ24296 from Texas Instruments TI, an I2C controlled, 3A single cell, USB Charger. For detailed performance, please consult the datasheet.

Please consult Intel’s IBL support website for application note and actual supported charger IC type numbers.


**7.2.1. Block diagram**

The below figure gives an overview how the BQ24296 solution should be interfaced with the onboard PMU/ABB/DBB functions.

Note: currently PSEL control from ABB is not supported. Charging from USB or DC-adaptor is set by tying PSEL to HIGH or LOW respectively.







The CHG\_POK line (active LOW, internal pullup to always\_on domain V\_RTC) wakes the system once a valid input supply source is present. It has the same effect as the ON\_OFF key event to initiate a power-up sequence.

The CHG\_INT line (active LOW, internal pullup to always\_on domain V\_RTC) signals charger state change or failure, and replaces, in case not used, the CHG\_POK function.

The CHG\_RESET will disable the external charger, in case of PMU reset or battery removal detect.

The CHG\_I2C interface is used to control charging process parameters and charger status monitoring.






### 7.2.2. Battery/charger-less operation

In case the xE922-3GR module is applied directly from a DC source supply, without battery and/or external charger IC, the charger specific interface signals should be connected as indicated in the next picture.

Since VBATMEAS and POK signals are still used in the power on sequencing / boot process, it is important to have the following minimum connections implemented.




## 8. USIM interface

xE922-3GR supports two external USIM interfaces (dual volt 1.8/3V) compatible with ISO 7816-3 IC Card standard.

PAD	Signal	I/O	descriptions	Type
<b>SIM card interface 1</b>				
AM5	VSIM1	-	External SIM signal 1 – Power supply for the SIM	1.8 / 2.85V
AR6	SIMCLK1	O	External SIM signal 1 – Clock	1.8 / 2.85V
AN10	USIM1_DETECT	I	External SIM signal 1 – Card detect (Active low)	CMOS 1.8V
AT6	SIMIO1	I/O	External SIM signal 1 – Data I/O	1.8 / 2.85V
AN6	SIMRST1	O	External SIM signal 1 – Reset	1.8 / 2.85V
<b>SIM card interface 2</b>				
AK3	VSIM2	-	External SIM signal 2 – Power supply for the SIM	1.8 / 2.85V
AS7	SIMCLK2	O	External SIM signal 2 – Clock	1.8 / 2.85V
AR10	USIM2_DETECT	I	External SIM signal 2 – Card detect (Active low)	CMOS 1.8V
AU7	SIMIO2	I/O	External SIM signal 2 – Data I/O	1.8 / 2.85V
AP7	SIMRST2	O	External SIM signal 2 – Reset	1.8 / 2.85V

Next figure illustrates how a typical SIM socket should be connected.





## 9. USB port

The xE922-3GR module includes a Universal Serial Bus (USB) transceiver, which operates at USB high-speed (480Mbits/sec). It can also operate with USB full-speed (12Mbits/sec) hosts.

It is compliant with the USB 2.0 ‘DRD’ dual role specification, 15 endpoints, and can be used control and data transfers as well as for diagnostic monitoring and firmware update.

The interface does not support ‘OTG’ (HNP) to switch roles on the fly.

Once the module enumerates as a device or host, it stays in that mode. The USB cable needs to be removed and reconnected to enumerate in the alternate mode.

The USB port on the Telit xE922-3GR is typically the main interface between the module and OEM hardware.

The USB\_D+ and USB\_D- signals have a clock rate of 480MHz in HS mode. The signal traces should be routed carefully. Trace lengths, number of vias and capacitive loading should be minimized. The impedance value should be as close as possible to 90 Ohms differential.

The table below describes the USB interface signals:

Signal	xE922-3GR Pad.	Usage
VBUS_DET	AR8	Power sense for the internal USB transceiver. Minimum high level detect level @ roomtemp: 2.9V
USB_D-	U17	Minus (-) line of the differential, bi-directional USB signal to/from the peripheral device
USB_D+	S17	Plus (+) line of the differential, bi-directional USB signal to/from the peripheral device
USB_ID	W17	ID pin to distinguish between host and device side for dual role DRD USB protocol
GPIO1_EINT2	AT8	Used for SoC USB ID WU from Sleep

For proper DRD operation USB\_ID (W17) should be connected to GPIO1\_EINT2 (AT18) to detect device connection in low power modes.



**NOTE:**

- VBUS\_DET input power is internally used to detect cable VBUS (USB device attach) and start enumeration process. It is not used for supplying internal xE922-3GR USB HW block.



**NOTE:**

In the case of not using USB communication, it is still highly recommended to place an optional USB connector in the application board.







Guidelines for sub trajects:

parameter	module	main	Bi1	Bi2	AOB	stub
Transmission line segment	L1 (MS/SL)	L2 (SL)	L3 (MS)	L4 (MS)	L5(SL)	Lstub
Max. length [mm]	25.4	101.6	12.7	25.4	101.6	5.1

Actual xE922-3GR module signal trace (L1) implementation:

signal name	module trace length [mm]	Number of microvias on the module
USB_DP	5.06	3
USB_DN	5.29	3

## 10. Display interface

The xE922-3GR supports a display according following 3 interface types:

- MIPI-DSI (4-lane, GPIO's including tearing effect timing control)
- LVDS (4-lane)

On top of this display interface the module also features backlight control (CABC input, BL feedback input, BL drive output) and I2C port to control a touch panel IC.

LCD\_RESET and LCD\_TE interface pins become available as general GPIO function in case no LCD feature implemented in the system.

Please consult Intel's IBL Support website for AVL (approved vendor list), as well for recommended implementation and port assignment

### 10.1. MIPI-DSI

4-lane MIPI DSI compliant, utilizing MIPI DPHY as physical layer.


Max rate of bit clock of a DPHY lane is defined as 400MHz, or equivalent data rate 800Mbps.

PAD	Signal	I/O	descriptions	Type
<b>MIPI DSI Display Interface</b>				
S19	DSI_DP0	AO	LCD DSI Data_0 Positive	Analog
P19	DSI_DN0	AO	LCD DSI Data_0 Negative	Analog
R20	DSI_DP1	AO	LCD DSI Data_1 Positive	Analog
N20	DSI_DN1	AO	LCD DSI Data_1 Negative	Analog
L20	DSI_DP2	AO	LCD DSI Data_2 Positive	Analog
J20	DSI_DN2	AO	LCD DSI Data_2 Negative	Analog
K21	DSI_DP3	AO	LCD DSI Data_3 Positive	Analog
H21	DSI_DN3	AO	LCD DSI Data_3 Negative	Analog
M21	DSI_CLKP	AO	LCD DSI Clock Positive	Analog
P21	DSI_CLKN	AO	LCD DSI Clock Negative	Analog
AP11	LCD_RESET	I/O	LCD Reset / GPIO	CMOS 1.8V
AP9	LCD_TE	I/O	LCD Tearing effect input	CMOS 1.8V

#### Routing guide lines for the display MIPI-DSI interface:

The next figure shows a typical signal trajet with different sub trajetcs.





Recommended routing guidelines for the whole MIPI-DSI signal trajet:

parameter	guideline
Characteristic impedance (stripline / microstrip)	100 ohm differential 10%(SL) 15%(MS)
Trace spacing : between differential pairs or between differential pair and other signals (h = dielectric height)	5xh (SL) 7xh (MS)
Total length (module (L1+L2) + carrier(L3)+add-on pcb(L4) + FPC cable(L5))	Min. 50.8 mm / Max. 152.4 mm (MS/SL)
Max. number of vias allowed	4 through-hole vias + 4 microvias + 2 connector pins
Length matching between P and N within a differential pair	Within same layer mismatch: +/-0.254 mm Total length mismatch: +/-0.381 mm
Length matching between DATA to CLK	Within same layer mismatch : +/- 1.27 mm Total length mismatch: +/- 2.54 mm

Guidelines for off-module sub trajetcs:

parameter	Carrier board	Addon board	FPC cable
Transmission line segment	L3	L4	L5
Length [mm]	50.8 - 83.8 (MS/SL)	12.7 - 25.4 (MS)	50.8 - 127

Actual xE922-3GR module signal trace (L1+L2) implementation:


signal name	module trace length [mm]	Number of microvias on the module
DSI_CLKN	9.88	2
DSI_CLKP	9.65	2
DSI_DN0	7.39	2
DSI_DP0	7.15	2
DSI_DN1	9.09	2
DSI_DP1	9.28	2
DSI_DN2	8.60	2
DSI_DP2	8.43	2
DSI_DN3	12.16	2
DSI_DP3	12.01	2

## 10.2. LVDS

4-lane ‘Low voltage differential signaling’ LVDS transmitter, implementing the LVDS PHY with electrical parameters according TIA/EIA-644 technical standard.

LVDS Clock range: 20 – 170 MHz.


PAD	Signal	I/O	descriptions	Type
<b>LVDS Display Interface</b>				
W19	LVDS_TA1P	AO	LVDS Data A Positive	Analog
U19	LVDS_TA1N	AO	LVDS Data A Negative	Analog
X18	LVDS_TB1P	AO	LVDS Data B Positive	Analog
V18	LVDS_TB1N	AO	LVDS Data B Negative	Analog
V20	LVDS_TC1P	AO	LVDS Data C Positive	Analog
T20	LVDS_TC1N	AO	LVDS Data C Negative	Analog
Y21	LVDS_TD1P	AO	LVDS Data D Positive	Analog
W21	LVDS_TD1N	AO	LVDS Data D Negative	Analog
U21	LVDS_TCLK1P	AO	LVDS Clock Positive	Analog



S21	LVDS_TCLK1N	AO	LVDS Clock Negative	Analog
-----	-------------	----	---------------------	--------

Routing guide lines for the display LVDS interface:

The next figure shows a typical signal trajet with different sub trajetcs.



Recommended routing guidelines for the whole LVDS signal trajet:

parameter	guideline
Characteristic impedance (stripline / microstrip)	100 ohm differential 10%(SL) 15%(MS)
Trace spacing : between differential pairs or between differential pair and other signals (h = dielectric height)	5xh (SL) 7xh (MS)
Total length (module (L1+L2) + carrier(L3)+add-on pcb(L4))	Min. 50.8 mm / Max. 203.2 mm (MS/SL)
Max. number of vias allowed	4 through-hole vias + 4 microvias + 2 connector pins
Length matching between P and N within a differential pair	Within same layer mismatch: +/-0.254 mm Total length mismatch: +/-0.381 mm
Length matching between DATA to CLK	Within same layer mismatch : +/- 1.27 mm Total length mismatch: +/- 2.54 mm





Guidelines for off-module sub trajects:

parameter	Carrier board	Addon board
Transmission line segment	L3	L4
Length [mm]	82.5 (MS/SL)	Max. 203.2 – (L1+L2+L3)

Actual xE922-3GR module signal trace (L1+L2) implementation:

signal name	module trace length [mm]	Number of microvias on the module
LVDS_TCLK1N	10.47	2
LVDS_TCLK1P	10.46	2
LVDS_TA1N	9.12	2
LVDS_TA1P	9.31	2
LVDS_TB1N	8.25	2
LVDS_TB1P	8.51	2
LVDS_TC1N	8.16	2
LVDS_TC1P	7.99	2
LVDS_TD1N	12.64	2
LVDS_TD1P	12.46	2

### 10.3. Backlight control

PAD	Signal	I/O	descriptions	Type
<b>LCD Backlight</b>				
AS15	CABC	AI	Content Adaptive Backlight Control	Analog
AS17	LEDFB_DP	AI	Backlight feedback Positive	Analog
AU17	LEDFB_DN	AI	Backlight feedback Negative	Analog
AP13	LEDDRV	AO	Backlight Drive	Analog


The LED current generator feature can generate supply current for display or keypad backlight LED's



A typical application of the backlight control is drawn in below figure .

LEDDRV controls the gate of an external NFET with PWM signal.


During first time period  $t_1$  the inductor L is charged via the n-channel FET closed , while during second period  $t_2$  the inductor L is discharged via the parallel LED's.



CABC = Content Adaptive Backlight Control input from external backlighting control IC.

In order to keep the ‘perceived’ brightness the same, the brightness of the LED backlight can be dimmed while increasing the light shining through the LCD filter. When CABC operation is enabled, the LEDDRV PWM is kept low/disabled when the CABC signal is low.

This way the backlight power consumption can be reduced.




Please consult the appropriate application note on Intel’s IBL support website.

## 10.4. LED\_CURSINK

PAD	Signal	I/O	descriptions	Type
AR14	LED_CURSINK	I	GP LED Driver (Sink)	Analog

The LED\_CURSINK features a programmable (in steps of 2mA) current sink up to 40mA, typically used for LED keypad backlighting.





## 10.5. Touch panel

PAD	Signal	I/O	descriptions	Type
<b>Touch Screen interface</b>				
AD17	TP_SDA	I/O	Touch panel I2C Data	CMOS 1.8V
AB17	TP_SCL	I/O	Touch panel I2C Clock	CMOS 1.8V
F7	TP_RESET	I/O	Touch panel Reset	CMOS 1.8V
F11	TP_IRQ	I/O	Touch panel Interrupt	CMOS 1.8V

A dedicated I2C bus and control lines are foreseen to interface with an external touch panel control IC. Besides touch panel interface, this I2C bus can also be applied for display EDID retrieval at boot time. In case touch panel is not used, the above signals can be used as GPIO's, interrupts or general purpose I2C.



## 11. Camera interface

The xE922-3GR module offers two CIF camera interfaces.


MIPI CSI-2 compliant, utilizing MIPI DPHY as physical layer.

Max rate of bit clock of a DPHY lane is defined as 500MHz, or equivalent datarate 1Gbps.

Atom x3 chipset ISP throughput limited to max 221Mpix/sec

Please consult Intel's IBL Support website for AVL (approved vendor list), as well for recommended implementation and port assignment

PAD	Signal	I/O	descriptions	Type
<b>Main Camera</b>				
D21	CSI1_DP0	AI	Main Camera CSI Data0 Input Positive	Analog
F21	CSI1_DN0	AI	Main Camera CSI Data0 Input Negative	Analog
M19	CSI1_DP1	AI	Main Camera CSI Data1 Input Positive	Analog
K19	CSI1_DN1	AI	Main Camera CSI Data1 Input Negative	Analog
F19	CSI1_DP2	AI	Main Camera CSI Data2 Input Positive	Analog
H19	CSI1_DN2	AI	Main Camera CSI Data2 Input Negative	Analog
E18	CSI1_DP3	AI	Main Camera CSI Data3 Input Positive	Analog
G18	CSI1_DN3	AI	Main Camera CSI Data3 Input Negative	Analog
C20	CSI1_CLKP	AI	Main Camera CSI Clock Positive	Analog
E20	CSI1_CLKN	AI	Main Camera CSI Clock Negative	Analog
P17	CAM_MCLK	O	Camera MCLK output	CMOS 1.8V
AM17	CAM_I2C_SDA	I/O	Camera I2C Data	CMOS 1.8V
AP17	CAM_I2C_SCL	I/O	Camera I2C Clock	CMOS 1.8V
A4	CAM1_PD	I/O	Main Camera Power Down / GPIO	CMOS 1.8V
G4	CAM1_RESET	I/O	Main Camera Reset / GPIO	CMOS 1.8V
B7	CAM1_FLASH	I/O	Main Camera Flash Triger	CMOS 1.8V
G6	CAM1_TORCH	I/O	Main Camera Torch Enable	CMOS 1.8V
<b>Secondary Camera</b>				
A18	CSI2_DP	AI	Sub Camera CSI Data Input Positive	Analog
C18	CSI2_DN	AI	Sub Camera CSI Data Input Negative	Analog
B19	CSI2_CLKP	AI	Sub Camera CSI Clock Positive	Analog
D19	CSI2_CLKN	AI	Sub Camera CSI Clock Negative	Analog
H3	CAM2_PD	I/O	Sub Camera Power Down / GPIO	CMOS 1.8V
E4	CAM2_RESET	I/O	Sub Camera Reset / GPIO	CMOS 1.8V
<b>Camera power supply</b>				
AA18	VAUX_1P8V	-	Camera/Auxiliary 1.8V power supply	POWER
AH17	VAUX_2P85V	-	Camera/Auxiliary power supply 1 (2.85V)	POWER



**Main camera:**

- High resolution up to 13Mpixel /15 fps
- 4-lane MIPI CSI-2
- up to 550Mbps/lane data rate ( limited by ISP throughput)

**Secondary camera:**

- Low resolution up to 5Mpixel
- 1-lane MIPI CSI-2
- up to 1Gbps/lane data rate

The cameras cannot be used simultaneously, only 1 at the time.

A dedicated CAM\_I2C bus interfaces is featured to control the CMOS camera devices (external pullup resistors to VAUX\_1P8V required), as well as CAM\_RESET and CAM\_PD control pins for each CIF interface.

The reference clock CAM\_MCLK frequency is max 26MHz.

CAM1\_FLASH and \_TORCH enable flash and torch resp. of main camera.

In case the Camera interface is not used, the above signals can be used as GPIO's, interrupts or general purpose I2C (in that case add external pullup resistors to 1V8\_OUT)

Two voltage regulators can be used for camera device supply:

- VAUX\_1P8V
- VAUX\_2P85V


Both have a current rating of max 225mA.

Typically 1uF external decoupling capacitance to be added (additional to internal 1uF).

In case not applied for camera supply, both regulators can be used for other purpose.

**Routing guide lines for the display MIPI-CSI-2 interface:**

The next figure shows a typical signal trajet with different sub trajetcs.





Recommended routing guidelines for the whole MIPI-CSI-2 signal trajet :

parameter	guideline
Characteristic impedance (stripline / microstrip)	100 ohm differential 10%(SL) 15%(MS)
Trace spacing : between differential pairs or between differential pair and other signals (h = dielectric height)	5xh (SL) 7xh (MS)
Total length (add-on pcb (L1)+ carrier (L2)+ (module (L3+L4))	Min. 45.7 mm / Max. 203.2 mm (MS/SL)
Max. number of vias allowed	2 through-hole vias + 3 microvias + 2 connector pins
Length matching between P and N within a differential pair	Within same layer mismatch: +/-0.254 mm Total length mismatch: +/-0.381 mm
Length matching between DATA to CLK	Within same layer mismatch : +/- 1.27 mm Total length mismatch: +/- 2.54 mm

Guidelines for off-module sub trajets:

parameter	Addon board	Carrier board
Transmission line segment	L1	L2
Length [mm]	12.7 – 63.5 (MS)	12.7 – 88.9 (MS/SL)

Actual xE922-3GR module signal trace (L3+L4) implementation:

signal name	module trace length [mm]	Number of microvias on the module
CSII_CLKN	9.99	2
CSII_CLKP	9.79	2
CSII_DN0	10.97	2
CSII_DP0	11.22	2
CSII_DN1	7.26	2





## 12. Peripheral interfaces

### 12.1. I2C

The xE922-3GR offers in total four I2C bus interfaces.

1V8 IO, standard/fast mode SCLK 100 kHz/400 kHz.

The below table gives an overview and indicates the assigned functions that are ‘reserved’ for each I2C bus port.

PAD	Signal	I/O	descriptions	Type
AM17	CAM_I2C_SDA	I/O	Camera I2C Data	CMOS 1.8V
AP17	CAM_I2C_SCL	I/O	Camera I2C Clock	CMOS 1.8V
AD17	TP_SDA	I/O	Touch panel I2C Data	CMOS 1.8V
AB17	TP_SCL	I/O	Touch panel I2C Clock	CMOS 1.8V
AC18	CHG_I2C_SCL	I/O	Charger I2C Clock	CMOS 1.8V
AE18	CHG_I2C_SDA	I/O	Charger I2C Data	CMOS 1.8V
AS1	AUX_I2C_SDA	I/O	I2C3 Data (AUX / Sensors)	CMOS 1.8V
AT2	AUX_I2C_SCL	I/O	I2C3 Clock (AUX / Sensors)	CMOS 1.8V

- CAM\_I2C signal lines need external 2.2k pullup resistors to VAUX\_1P8V.
- TP\_/CHG\_/AUX\_ I2C signal lines have internal 2.2k pullup resistors to 1V8\_OUT

Care should be taken to limit the total bus load capacitance to meet maximum rise time requirement of 300ns (fast-mode) or 1  $\mu$ s (standard-mode).

None of these I2C bus ports are connected internal the module to other peripherals.

In case not applied for the reserved functions, the camera and touch panel I2C busses can be applied for general use case. In that case CAM\_I2C signal lines should be pulled up to 1V8\_OUT.

The charger I2C interface is dedicated and cannot be used for other purpose



## 12.2. USIF

xE922-3GR offers two ‘Universal Serial Interface’ ports, configurable either as SPI or UART

- USIF1 :SPI (up to 48MHz) / UART
- USIF2 :SPI (up to 26MHz) / UART

PAD	Signal	I/O	descriptions	Type
<b>USIF 1 (UART/SPI)</b>				
W5	USIF1_RXD	I	UART1 / SPI1 Serial data input	CMOS 1.8V
Y5	USIF1_TXD	O	UART1 / SPI1 Serial data Output	CMOS 1.8V
S5	USIF1_SCLK	I/O	UART1 RTS / SPI1 SCLK	CMOS 1.8V
U5	USIF1_CS	O	UART1 CTS / SPI1 Chip Select	CMOS 1.8V
<b>USIF 2 (UART/SPI)</b>				
AH3	USIF2_RXD	I	UART2 / SPI2 Serial data input	CMOS 1.8V
AE4	USIF2_TXD	O	UART2 / SPI2 Serial data Output	CMOS 1.8V
AD5	USIF2_SCLK	I/O	UART2 CTS / SPI2 SCLK	CMOS 1.8V
AJ2	USIF2_CS	O	UART2 RTS / SPI2 Chip Select	CMOS 1.8V


Remark:

USIF1 pinning is also multiplexed with an optional digital audio I2S interface bus (refer to audio chapter).

Routing guide lines for the USIF interface (SPI mode):

Recommended routing guidelines for the whole USIF signal trajet:

parameter	guideline
Characteristic impedance (stripline / microstrip)	50 ohm single ended 10%(SL) 15%(MS)
Trace spacing : between differential pairs or between differential pair and other signals (h = dielectric height)	2xh (SL) 3xh (MS)
Total length (module (L1) + carrier(L2))	Min. 5.1 mm / Max. 330.2 mm (MS/SL)
Max. number of vias allowed	4 through-hole vias + 4 microvias
Length matching between DATA to CLK	Total length mismatch: +/- 12.7 mm










A typical diagram for SDMMC card connection is shown in below figure.



Series resistor R1 place holder is recommended for tuning high speed CLK signal, typ.27 Ohm.


Internal regulator VDD\_SD supports dual voltage level 2.9V (default)/1.8V, with current rating max 255 mA.

Maximum decoupling capacitance C1 is up to 5 uF (including the internal 1uF decoupling already present).

In case ESD protection to be applied, use high speed device < 2pF.

Routing guide lines for the display SDMMC/SDIO interface:

The next figure shows a typical signal trajet with different sub trajetcs.



Recommended routing guidelines for the whole SDMMC/SDIO signal trajet:

parameter	guideline
Characteristic impedance (stripline / microstrip)	50 ohm single ended 10%(SL) 15%(MS)
Trace spacing (h = dielectric height)	2xh (SL) 3xh (MS)
Total length (module (L1) + carrier(L2))	Min. 12.7 mm / Max. 88.9 mm (MS/SL)
Max. number of vias allowed	4 through-hole vias + 3 microvias
Length matching between DATA/CMD to CLK	Within same layer mismatch : +/- 1.27 mm Total length mismatch: +/- 2.54 mm
Termination resistors (Note: no series resistors implemented on xE922-3GR module side )	Rseries on CLK is 27 ohm +/-10%, and on DAT 39 ohm +/-10%. The series resistor placeholder should be close to module CLK, DATA and CMD lanes. Use of the resistor is to improve signal quality .Based on validation data, resistor can be removed or retained on the board

Actual xE922-3GR module signal trace (L1) implementation:

signal name	module trace length [mm]	Number of microvias on the module
SDIO_CLK	18.81	3
SDIO_CMD	18.40	5
SDIO_DAT0	19.85	3
SDIO_DAT1	18.39	4
SDIO_DAT2	17.65	4
SDIO_DAT3	17.62	4





### 13. General purpose I/O

The following table gives an overview of the xE922-3GR pins that are ‘suggested’ for general purpose I/O use case:

PAD	Signal	I/O	descriptions	Type	Reset state
AV8	GPIO0_EINT5	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
AT8	GPIO1_EINT2	I/O	GPIO / External IRQ, Used for SoC USB ID WU from Sleep	CMOS 1.8V	T/PD
AS11	GPIO5_EINT7	I/O	GPIO / USB_FAULT IRQ	CMOS 1.8V	T/PD
G10	GPIO44	I/O	GPIO	CMOS 1.8V	T/PD
E10	GPIO45	I/O	GPIO	CMOS 1.8V	T/PD
A10	GPIO46	I/O	GPIO	CMOS 1.8V	T/PD
H9	GPIO47	I/O	GPIO	CMOS 1.8V	T/PD
F9	GPIO48	I/O	GPIO	CMOS 1.8V	T/PD
B9	GPIO49	I/O	GPIO	CMOS 1.8V	T/PD
G8	GPIO50	I/O	GPIO	CMOS 1.8V	T/PD
E8	GPIO51	I/O	GPIO	CMOS 1.8V	T/PD
A8	GPIO52_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
H17	GPIO53	I/O	GPIO / MIPI Trace Clock	CMOS 1.8V	T/PD
K5	GPIO54_EINT1	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
G14	GPIO55_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
H7	GPIO56	I/O	GPIO	CMOS 1.8V	T/PD
B11	GPIO57_EINT9	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
D11	GPIO58_EINT2	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
E6	GPIO63_EINT8	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
A6	GPIO64_EINT13	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
H5	GPIO65	I/O	GPIO	CMOS 1.8V	T/PD
F5	GPIO66_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
B5	GPIO67_EINT0	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
F3	GPIO72_EINT9	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
B3	GPIO73_EINT10	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD

As indicated in the table some of these GPIO’s can be configured for external interrupt /wake up (edge, level detect). The optional GPIO’s defined for camera or display control, in case not applied, can also be applied for general use case.





Each SoC pad’s characteristics are controlled by a peripheral called PCL (Port Control Logic). In the next page table a ‘complete’ overview of all PCL muxing options for ‘all DBB pins externally available’ on the xE922-3GR module LGA pinout is detailed out.

In order to clarify the correspondence between the module’s pin naming and chip set supplier documentation naming convention, the DBB SoC BGA ball pin /signal names as well as xE922-3GR LGA pin number / signal names are indicated in different columns.

Yellow color code highlights the xE922-3GR module’s intentional target use.

Note:

*Please note GPIO2\_EINT4 is applicable as “input only” because of internal level shift circuitry to accommodate for 5V VBUS\_USB level detect.*

Please consult Intel Business Link Support (IBL) for detailed info (like SW user guide) how to program the GPIO configuration/multiplex for your specific application.

Each pad has following characteristics indicated:

**Pad pull class:** This is the pull-up and pull-down strength of the pad that can be enabled/disabled using PCL registers. There are three pull classes of pads on 1.8V IO domain, A, B, and D (C is not used). A is the strongest (PU=155uA typ, PD=135uA Typ), B is medium (PU=80.8uA typ, PD=64uA typ) and D is the weakest (PU=16.4uA typ, PD=16.2uA typ). Pull-up/pull-down can be enabled through PCL registers but their strength is fixed as indicated in the GPIO spreadsheet, refer to it for each individual pad’s pull class.

**Drive strength,** also referred to as drive/output current for the pad. 2mA, 4mA, 8mA and 12mA are supported and can be selected by PCL register.

**Buffer Type:** Schmitt Trigger ST or buffer BU. This setting is not selectable through PCL registers. Refer to GPIO spreadsheet for each individual pad’s buffer type.

**RESET state during RESET (PU or PD):** All pads come up in a default state during and after reset until PCL registers are initialized. It is important to note that connection of each GPIO to application circuit requires determination whether application circuit is sensitive to the GPIO being HIGH or LOW at reset, e.g., it might not be desirable to have an RF transmitter enabled by default during power-on reset so the GPIO allocated to its RESET and/or power-down input should be such that it holds the transmitter in “disabled” state at the time of power-on until SW takes control. Refer to GPIO table for each individual pad’s default state at reset.

**Signal direction during RESET (input or output):** Refer to GPIO table for each individual pad’s default direction at reset.

**Functions multiplexed on each pad:** Each pad not associated with dedicated interfaces can have up to 7 alternate functions multiplexed on it in addition to GPIO function. Refer to GPIO table for each individual pad’s alternate functions.

**Interrupts:** the chip set supports sixteen external interrupts (EINT[15:0]) signals that are multiplexed on different pins but can only be used in one location. Not all interrupt signals are available as some are on pins used for dedicated functions.

GPIOs and their different aspects described above can be configured through SW. Please refer to software architecture document for more details.





## 14. Debug / flash interfaces

For debugging and/or flashing FW to the xE922-3GR module, several interfaces are available. Please refer to EVB documentation for example of debug connector implementations.

### 14.1. USB2.0 HS

This interface can be used as image flash download and debug interface (ADB debug interface)

### 14.2. USIF2

UART configuration, can be used for SW logging UART.

An UART-USB convertor could be attached to connect to PC USB port directly).

By default USIF2 is configured for this logging UART interface, but alternatively USIF1 as well could be used.

### 14.3. JTAG

PAD	Signal	I/O	descriptions	Type
AT4	JTAG_TDO	O	JTAG	CMOS 1.8V
AN4	JTAG_TDI	I	JTAG	CMOS 1.8V
AR4	JTAG_TMS	I	JTAG	CMOS 1.8V
AV4	JTAG_TCK	O	JTAG	CMOS 1.8V
AW5	JTAG_TRST	O	JTAG	CMOS 1.8V
AW3	JTAG_RTCK	I	JTAG	CMOS 1.8V

### 14.4. Test pads

For test/debug purpose, the following ‘RFU’ pins are recommended to have test pads attached:

- AB19: SoC RESET\_IN (internally driven by PMU AGOLD620)
- AD19: SoC RESET\_OUT

In case the application main board, because of place restrictions, cannot foresee in a JTAG connector placeholder, it is recommended to attach at least test pads on:

AT4, AN4, AR4, AV4, AW5, AW3



## 15. Audio

Note:

The audio interface description below explains all possible audio path routing available by the module's LGA pin map.

Currently the FW does not allow changing the preferred audio path on the fly, it is hard coded.

The default audio configuration is:

- Audio in : analog microphone MICP/N1
- Audio out : analog headphone HP\_OUT\_R/L

Please consult Intel IBL support for other audio path configuration support.


### 15.1. Analog

Analog Audio				
AK21	EP_P	AO	Differential Earpiece Positive	Analog
AM21	EP_N	AO	Differential Earpiece Negative	Analog
AG20	MICP1	AI	Earpiece microphone 1 signal input; phase+	Analog
AE20	MICN1	AI	Earpiece microphone 1 signal input; phase-	Analog
AF19	MICP2	AI	Headset microphone 2 signal input; phase+	Analog
AH19	MICN2	AI	Headset microphone 2 signal input; phase-	Analog
AJ18	VMIC_BIAS	AO	Analog Microphone bias	power
AJ20	HP_OUT_R	AO	Headset Right Signal Out	Analog
AL20	HP_OUT_L	AO	Headset Left Signal Out	Analog
AH21	SPKR_LP	AO	Speaker Signal Out Positive	Analog
AF21	SPKR_LN	AO	Speaker Signal Out Negative	Analog





The following figure shows a top level view of the analog Audio frontend (AFE) of xE92-3GR ABB/PMU. The IDI connects the ABB to the Audio DSP/DBB.



Note:

All measurements done like described in AES-17 standard method for digital audio engineering. The values included in the below tables are extracted from to the chipset datasheet.


### 15.1.1. Analog IN

The audio-in path consists of an input selector, low noise amplifier LNA and following pre-filter with gain control, second order S-D ADC and finally followed by digital decimator filter. It supports both standard GSM (BW 4 kHz) and wideband (BW 8 kHz) speech bands as well as full BW for audio recording (16 kHz and 24 kHz). Overall gain range of the input path goes from -6 dB to +39dB.

As indicated on below block diagram, two mono microphones inputs are available of which one can be selected at the time, either single ended or differential mode.







Parameters audio ADC:


Parameter	Min	Typ	Max	Unit	condition
Bit width		16		bit	
BW		20		Hz	Lower limit
	4		20	kHz	Upper limit
sample rate	2		4	MHz	

Parameters decimation filter

Sample rate fs	mode	Passband corner	Passband ripple	Stopband	Stopband attenuation
8 kHz	Narrowband speech	>3.4 kHz	< 1dB	4.0-35 kHz	80 dB
16 kHz	Wideband speech	>6.8 kHz	< 1dB	8.0-35 kHz	80 dB
32 kHz	music	>14 kHz	< 1dB	16-35 kHz	80 dB
48 kHz	CD quality	>20 kHz	< 1dB	24-35 kHz	80 dB



The following figure shows typical single ended connection concept for electret microphones (AC coupling value for low cut off frequency @ 300Hz):



The MICP/MICN should be routed close together in order to minimize interference noise.  
 Differential mode can be interesting when feeding the MIC input from a differential pre-amplifier.

Parameters analog microphone:

Parameter	Min	Typ	Max	Unit	condition
BW		20		Hz	Lower limit
	4		20	kHz	Upper limit
DR	72			dB FS CCIR	Gain 0dB, BW 300-8000Hz, input 0.8Vpp diff
THD+N	-55			dB	Ref signal -10 dB FS
Freq response	-1.2		0.5	dB	Ref signal -20 dB FS
Input differential			1.6	Vpp	Gain 0dB, 0 dB FS
R_in		25		kOhm	Differential
C_in		5	10	pF	
PSSR	45	66		dB	Gain 0 dB




Parameters VMIC\_BIAS supply:

Parameter	Min	Typ	Max	Unit	condition
VMIC_BIAS		1.9..2.2		V	
I_out			4.0	mA	
Noise			4	uVrms	300-3900Hz
R_load	1			kOhm	
PSSR		75		dB	


### 15.1.2. Analog OUT

The analog audio-out consists of two DAC's followed by post filter, and finally the output stage. The DAC is preceded by digital interpolation filter of which oversampling ratio depends on respective sampling rate. The following block diagram explains how the output DAC signal sources can be switched to the respective output driver options.



Parameters audio DAC:

Parameter	Min	Typ	Max	Unit	condition
Bit width		16		bit	
BW		20		Hz	Lower limit
	4		20	kHz	Upper limit
Output differential		1.2		Vpp	0 dB FS, gain 0dB



Parameters interpolation filter

Sample rate fs	mode	Passband corner	Passband ripple	Stopband	Stopband attenuation
8 kHz	Narrowband speech	>3.4 kHz	< 0.5dB	4.6-50 kHz	96 dB
16 kHz	Wideband speech	>6.8 kHz	< 0.5dB	9.2-50 kHz	96 dB
32 kHz	music	>14 kHz	< 0.5dB	17.6-50 kHz	60 dB
48 kHz	CD quality	>20 kHz	< 0.5dB	26.4-50 kHz	60 dB

**15.1.2.1. Earpiece**

The earpiece driver works in differential mode.

Parameters earpiece:

Parameter	Min	Typ	Max	Unit	condition
BW		20		Hz	Lower limit
	4		20	kHz	Upper limit
Freq response	-0.5		0.5	dB	20 dB FS ref ampl @997Hz
DR	75	80		dB FS CCIR	RL=16 ohm, gain +6dB
THD+N	-50	-60		dB	RL=16 ohm, gain +6dB, ref signal -10 dB FS
Pout			50	mW	RL=32 ohm
R_load	14			ohm	
gain	-12		12	dB	

**15.1.2.2. Headset**

The headset driver contains two single ended outputs (L&R). They are working in bipolar mode, i.e. capless and ground-centred, to avoid large coupling capacitors for a DC-free operation. To support bipolar mode, the system contains a charge-pump to generate a negative voltage supply.

A click and pop suppression during power on/off sequences is implemented (default enabled)







Parameters loudspeaker:

Parameter	Min	Typ	Max	Unit	condition
BW		20		Hz	Lower limit
	4		20	kHz	Upper limit
Freq response	-0.5		0.5	dB	20 dB FS ref ampl @997Hz
DR	73	80		dB FS CCIR	RL=8 ohm, gain 0dB
THD+N	-45	-56		dB	RL=8 ohm, gain 0dB, ref signal -10 dB FS
Pout fundamental wave		700		mW	V_BAT=3.8V,RL= 8 ohm, 10% THD
		1200		mW	V_BAT=5.0V,RL= 8 ohm, 10% THD
R_load		8		ohm	
Efficiency		80		%	V_BAT=3.8V, load 8 ohm, 125pF, 100uH, Pout=100mW
PSSR	80	90		dB	
Gain	0		24	dB	
F_switch classD	0.6	1.2	2.4	MHz	



## 15.2. Digital

### 15.2.1. I2S

As mentioned in the USIF part, USIF1 interface pins , on top of SPI or UART, can be configured as audio I2S port as well .The below table shows the multiplex pinout in case configured for I2S interface:

USIF1-I2S pin mapping				
W5	USIF1_RXD	I	I2S1_RX	CMOS 1.8V
Y5	USIF1_TXD	O	I2S1_TX	CMOS 1.8V
S5	USIF1_SCLK	I/O	I2S1_CLK0	CMOS 1.8V
U5	USIF1_CS	O	I2S1_WA0	CMOS 1.8V

### 15.2.2. Digital microphone

Digital microphone				
AV12	DIG_MIC_CLK	DI	Digital microphone Clock Output	CMOS 1.8V
AN12	DIG_MIC_D1	DI	Digital microphone 1 signal input;	CMOS 1.8V
AT12	DIG_MIC_D2	DI	Digital microphone 2 Clock input;	CMOS 1.8V
AG18	MIC_VDD	AO	MEMC/DIG Microphone Power Supply	power

A stereo MEMS microphone can be connected.

By default DIG\_MIC\_D1 is sampled at the falling edge of the CLK (configurable).

CLK frequency is minimum 1.96 MHz

Parameters MIC\_VDD supply:

Parameter	Min	Typ	Max	Unit	condition
VMIC_BIAS		1.9..2.2		V	
I_out			4.0	mA	
Noise			4	μVrms	300-3900Hz
R_load	1			kOhm	
PSSR		75		dB	



## 16. Antenna(s)

The antenna connection and board layout design are the most important parts in the full product design and they strongly reflect on the product's overall performance. Read carefully and follow the requirements and the guidelines for a good and proper design.

### 16.1. GSM/WCDMA Antenna Requirements

The antenna for a Telit xE922-3GR device must fulfill the following requirements:

GSM / WCDMA Antenna Requirements	
Frequency range	Depending on the frequency bands provided by the network operator, and of those, which subset of band set the OEM may support while using the Telit module, the customer must use the most suitable antenna for covering those bands. The bands supported by Telit xE922-3GR module family are given in Section 2.3
Gain	Maximum Gain in 1900 MHz band = 2.5 dBi Maximum Gain in 850 MHz band = -1.54 dBi
Impedance	50 Ohm
Input power	> 33dBm(2 W) peak power in GSM > 24dBm Average power in WCDMA
VSWR absolute max	$\leq 10:1$
VSWR recommended	$\leq 2:1$

When using the Telit xE922-3GR, since there's no antenna connector on the module, the antenna must be connected to the xE922-3GR antenna pad by means of a transmission line implemented on the PCB.

In the case that the antenna is not directly connected to the antenna pad of the xE922-3GR, then a PCB line is required in order to connect with it or with its connector.

This transmission line shall fulfill the following requirements:

Antenna Line on PCB Requirements	
<b>Characteristic Impedance</b>	50Ohm
<b>Max Attenuation</b>	0.3dB
Coupling with other signals shall be avoided	
Cold End (Ground Plane) of antenna shall be equipotential to the xE922-3GR ground pads	

Furthermore if the device is developed for the US and/or Canada market, it must comply with the FCC and/or IC approval requirements:

*This device is to be used only for mobile and fixed application. The antenna(s) used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter. End-Users must be provided with transmitter operation conditions for satisfying RF exposure compliance. OEM integrators must ensure that the end user has no manual instructions to*



*remove or install the xE922-3GR module. Antennas used for this OEM module must not exceed 3dBi gain for mobile and fixed operating configurations.*

### **16.1.1. GSM/WCDMA Antenna – PCB line Guidelines**

- Make sure that the transmission line’s characteristic impedance is 50ohm.
- Keep the line on the PCB as short as possible since the antenna line loss should be less than around 0.3dB.
- Line geometry should have uniform characteristics, constant cross section, avoid meanders and abrupt curves.
- Any suitable geometry/structure can be used for implementing the printed transmission line affecting the antenna.
- If a Ground plane is required in the line geometry, that plane must be continuous and sufficiently extended so the geometry can be as similar as possible to the related canonical model.
- Keep, if possible, at least one layer of the PCB used only for the Ground plane; if possible, use this layer as reference Ground plane for the transmission line.
- It is wise to surround (on both sides) the PCB transmission line with Ground. Avoid having other signal traces facing directly the antenna line trace.
- Avoid crossing any un-shielded transmission line footprint with other traces on different layers.
- The Ground surrounding the antenna line on the PCB must be strictly connected to the main Ground plane by means of via-holes (once per 2mm at least) placed close to the ground edges facing the line trace.
- Place EM-noisy devices as far as possible from xE922-3GR antenna line.
- Keep the antenna line far away from the xE922-3GR power supply lines.
- If EM-noisy devices are present on the PCB hosting the xE922-3GR, such as fast switching ICs, take care to shield them with a metal frame cover.
- If EM-noisy devices are not present around the line, using geometries such as Micro strip or Grounded Coplanar Waveguide is preferred since they typically ensure less attenuation compared to a Strip line having the same length.

### **16.1.2. GSM/WCDMA Antenna – Installation Guidelines**

- Install the antenna in a location with access to the network radio signal.
- If the chosen antenna is a style which requires a ground plane, ensure that it is properly attached, both electrically and mechanically, to a ground plane with dimensions and mechanical structure as recommended by the antenna manufacturer
- The antenna must be installed such that it provides a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter;
- The antenna must not be installed inside metal cases;




## 16.2. WiFi/BT Antenna Requirements

Antenna recommended specification:

- Frequency: 2.4-2.5GHz
- Gain (peak): 2.3 dBi
- VSWR : max 1.8
- Return loss : max -10 dB
- Radiation : omni directional
- Polarization : linear vertical
- Power handling : 1W
- Impedance 50 ohm

## 16.3. GNSS Antenna Requirements

The GNSS subsystem of xE922-3GR module is visualized on below block diagram.



The module features ‘internal’ pre-LNA\_SAW / LNA / post-LNA\_SAW RF chain in front of the GNSS receiver.

Two possible GNSS antenna scenarios are possible on the application main board:

- Internal ‘passive’ antenna
- External ‘active’ antenna

Both scenarios are drawn in the figure, only one should be applied.





In case of an internal antenna configuration, it is important to keep the 50 ohm transmission line (TL) short to limit possible signal degradation between antenna and internal LNA amplifier.

In case of an active external antenna, a bias circuit to feed the antenna integrated LNA is required. An inductor filter is used as RF block. Also a DC-block capacitor is required in order to keep unwanted DC voltage away from the internal RF FE devices.

Care should be taken to minimize stubs on the 50ohm PCB structure because of placement of these additional bias components.

### 16.3.1. Combined GNSS Antenna

The use of combined RF/GNSS antenna is NOT recommended. This solution could generate extremely poor GNSS reception. In addition, the combination of antennas requires an additional diplexer, which adds significant power losses in the RF path.

### 16.3.2. Linear and Patch GNSS Antenna

Using linear type of antenna introduces at least 3dB of loss compared to a circularly polarized (CP) antenna. Having a spherical gain response instead of a hemispherical gain response could aggravate the multipath behavior & create poor position accuracy.

### 16.3.3. Front End Design Considerations

When using the Telit xE922-3GR, since there is no antenna connector on the module, the antenna must be connected to the xE922-3GR through the PCB to the antenna pad.


In the case that the antenna is not directly connected at the antenna pad of the xE922-3GR, then a PCB line is required.

This line of transmission shall fulfill the following requirements:

Antenna Line on PCB Requirements	
<b>Characteristic Impedance</b>	50Ohm
<b>Max Attenuation</b>	0.3dB
Coupling with other signals shall be avoided	
Cold End (Ground Plane) of antenna shall be equipotential to the xE922-3GR ground pads	

Furthermore if the device is developed for the US and/or Canada market, it must comply with the FCC and/or IC requirements.

This device is to be used only for mobile and fixed application.






## 17. Mounting the module on your board

### 17.1. General

The xE922-3GR module is designed to be compliant with a standard lead-free SMT process

### 17.2. Finishing & Dimensions



Board finish : ENIG (Electroless Nickel Immersion Gold)









**NOTE:**


In the customer application, the region under ROUTE INHIBIT (see figure above) must be clear from signal. The five horseshoe shapes, indicated in the footprint picture above, are solder resist mask openings in the surrounding GND copper fill. They provide proper GND connection for built-in RF probes on Telit's production test jig socket. It is not intended to replicate these horseshoe shapes as well on the customer's module carrier board implementation, the GND pads surrounding the antenna pads provide solid RF GND.

## 17.4. Stencil

Stencil's apertures layout can be the same as the recommended footprint (1:1). A suggested thickness of stencil foil is greater than 150 µm.


## 17.5. PCB Pad Design

Non solder mask defined (NSMD) type is recommended for the solder pads on the PCB.






## 17.6. Recommendations for PCB Pad Dimensions (mm)



It is not recommended to place via or micro-via, which are not covered by solder resist in an area of 0.3 mm around the pads unless it carries the same signal of the pad itself (see following figure).



Holes in pad are allowed only for blind holes and not for through holes.

Recommendations for PCB Pad Surfaces:

Finish	Layer thickness (um)	Properties
Electro-less Ni / Immersion Au	3 -7 / 0.05 - 0.15	good solder ability protection, high shear force values

The PCB must be able to resist the higher temperatures which occur during the lead-free process. This issue should be discussed with the PCB-supplier. Generally, the wettability of tin-lead solder paste on the described surface plating is better compared to lead-free solder paste.




## 17.7. Solder Paste

Solder Paste	Lead free
	Sn/Ag/Cu

We recommend using only “no clean” solder paste in order to avoid the cleaning of the modules after assembly.

### 17.7.1. Solder Reflow

Recommended solder reflow profile is shown below:





## 18. Packing system

The Telit xE922-3GR module is packaged on trays.

The tray is JEDEC compliant, injection molded antistatic Modified Polyphenylene ether (MPPO). It has good thermal characteristics and can withstand a the standard baking temperature up to 125°C, thereby avoiding handling the modules if baking is required. The trays are rigid, thus providing more mechanical protection against transport stress. Additionally they are re-usable and so environmentally sustainable.

There are 2 (two) antistatic rubber bands that enclose each envelope.

The carton box is rigid, thus offering mechanical protection. The carton box has one flap across the whole top surface. It is sealed with tape along the edges of the box.


Tray		in each tray	inside each envelope	inside each carton box		
Modules/tray	Description	modules/tray	trays/envelope	modules/envelope	envelopes/carton box	modules/box
<b>xE922-3GR packaging</b>	JEDEC Tray	24	<b>5+ 1 empty</b>	<b>120</b>	4	<b>480</b>

	Qty
<b>Minimum Order Quantity (MOQ)</b>	<b>120</b>
<b>Standard Packing Quantity (SPQ)</b>	<b>480</b>

Each tray contains 24 pieces as shown in the following picture:










## 18.1. Tray Drawing



## 18.2. **Moisture Sensitivity**

The xE922-3GR is a Moisture Sensitive Device level 3, in accordance with standard IPC/JEDEC J-STD-020. Observe all of the requirements for using this kind of components.





## 20. Conformity assessment issues

### 20.1. FCC/IC Regulatory notices

#### 20.1.1. Modification statement

Telit Communications S.p.A has not approved any changes or modifications to this device by the user. Any changes or modifications could void the user's authority to operate the equipment.

*Telit Communications S.p.A n'approuve aucune modification apportée à l'appareil par l'utilisateur, quelle qu'en soit la nature. Tout changement ou modification peuvent annuler le droit d'utilisation de l'appareil par l'utilisateur.*

#### 20.1.2. Interference statement

This device complies with Part 15 of the FCC Rules and Industry Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

*Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.*

#### 20.1.3. RF exposure

This equipment complies with FCC and IC radiation exposure limits set forth for an uncontrolled environment. The antenna should be installed and operated with minimum distance of 20 cm between the radiator and your body. Antenna gain must be below:

Frequency range	Type of antenna	Antenna gain
850 MHz band	N/A	4.37 dBi
1900 MHz band	N/A	2.11 dBi
2.4 GHz band	Half-wave dipole antenna	2.3 dBi

This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.







*FCC ID et l'IC du module, précédé des mots « Contient un module d'émission », du mot « Contient » ou d'une formulation similaire exprimant le même sens, comme suit:*

*Contains FCC ID: RI7HE9223GR*

*Contains IC: 5131A-HE9223GR*

### **CAN ICES-3 (B) / NMB-3 (B)**

This Class B digital apparatus complies with Canadian ICES-003.

*Cet appareil numérique de classe B est conforme à la norme canadienne ICES-003.*

## **20.2. 1999/5/EC Directive**

This device has been evaluated against the essential requirements of the 1999/5/EC Directive.

Bulgarian	С настоящето "Telit Communications S.P.A." декларира, че "xE922-3GR module" отговаря на съществените изисквания и другите приложими изисквания на Директива 1999/5/EC.
Croatian	Ovime "Telit Communications S.P.A.", izjavljuje da je ovaj "xE922-3GR module" je u skladu s osnovnim zahtjevima i drugim relevantnim odredbama Direktive 1999/5/EC.
Czech	"Telit Communications S.P.A." tímto prohlašuje, že tento "xE922-3GR module" je ve shodě se základními požadavky a dalšími příslušnými ustanoveními směrnice 1999/5/ES.
Danish	Undertegnede "Telit Communications S.P.A." erklærer herved, at følgende udstyr "xE922-3GR module" overholder de væsentlige krav og øvrige relevante krav i direktiv 1999/5/EF.
Dutch	Hierbij verklaart "Telit Communications S.P.A." dat het toestel "xE922-3GR module" in overeenstemming is met de essentiële eisen en de andere relevante bepalingen van richtlijn 1999/5/EG.
English	Hereby, "Telit Communications S.P.A.", declares that this "xE922-3GR module" is in compliance with the essential requirements and other relevant provisions of Directive 1999/5/EC.
Estonian	Käesolevaga kinnitab "Telit Communications S.P.A." seadme "xE922-3GR module" vastavust direktiivi 1999/5/EÜ põhinõuetele ja nimetatud direktiivist tulenevatele teistele asjakohastele sätetele.
German	Hiermit erklärt "Telit Communications S.P.A.", dass sich das Gerät "xE922-3GR module" in Übereinstimmung mit den grundlegenden Anforderungen und den übrigen einschlägigen Bestimmungen der Richtlinie 1999/5/EG befindet.
Greek	ΜΕ ΤΗΝ ΠΑΡΟΥΣΑ "Telit Communications S.P.A." ΔΗΛΩΝΕΙ ΟΤΙ "xE922-3GR module" ΣΥΜΜΟΡΦΩΝΕΤΑΙ ΠΡΟΣ ΤΙΣ ΟΥΣΙΩΔΕΙΣ ΑΠΑΙΤΗΣΕΙΣ ΚΑΙ ΤΙΣ ΛΟΙΠΕΣ ΣΧΕΤΙΚΕΣ ΔΙΑΤΑΞΕΙΣ ΤΗΣ ΟΔΗΓΙΑΣ 1999/5/EK.
Hungarian	Alulírott, "Telit Communications S.P.A." nyilatkozom, hogy a "xE922-3GR module" megfelel a vonatkozó alapvető követelményeknek és az 1999/5/EC irányelv egyéb előírásainak.
Finnish	"Telit Communications S.P.A." vakuuttaa täten että "xE922-3GR module" tyyppinen laite on direktiivin 1999/5/EY oleellisten vaatimusten ja sitä koskevien direktiivin muiden ehtojen mukainen.
French	Par la présente "Telit Communications S.P.A." déclare que l'appareil "xE922-3GR module" est conforme aux exigences essentielles et aux autres dispositions pertinentes de la directive 1999/5/CE.
Icelandic	Hér með lýsir "Telit Communications S.P.A." yfir því að "xE922-3GR module" er í samræmi við grunnkröfur og aðrar kröfur, sem gerðar eru í tilskipun 1999/5/EC
Italian	Con la presente "Telit Communications S.P.A." dichiara che questo "xE922-3GR module" è conforme ai requisiti essenziali ed alle altre disposizioni pertinenti stabilite dalla direttiva 1999/5/CE.
Latvian	Ar šo "Telit Communications S.P.A." deklarē, ka "xE922-3GR module" atbilst Direktīvas 1999/5/EK būtiskajām prasībām un citiem ar to saistītajiem noteikumiem.
Lithuanian	Šiuo "Telit Communications S.P.A." deklaruoja, kad šis "xE922-3GR module" atitinka esminius reikalavimus ir kitas 1999/5/EB Direktyvos nuostatas.



Maltese	Hawnhekk, "Telit Communications S.P.A.", jiddikjara li dan "xE922-3GR module" jikkonforma mal-htigijiet essenzjali u ma provvedimenti oħrajn relevanti li hemm fid-Dirrettiva 1999/5/EC.
Norwegian	"Telit Communications S.P.A." erklærer herved at utstyret "xE922-3GR module" er i samsvar med de grunnleggende krav og øvrige relevante krav i direktiv 1999/5/EF.
Polish	Niniejszym "Telit Communications S.P.A." oświadcza, że "xE922-3GR module" jest zgodny z zasadniczymi wymogami oraz pozostałymi stosownymi postanowieniami Dyrektywy 1999/5/EC
Portuguese	"Telit Communications S.P.A." declara que este "xE922-3GR module" está conforme com os requisitos essenciais e outras disposições da Directiva 1999/5/CE.
Slovak	"Telit Communications S.P.A." týmto vyhlasuje, že "OM12030/X00" (*) spĺňa základné požiadavky a všetky príslušné ustanovenia Smernice 1999/5/ES.
Slovenian	"Telit Communications S.P.A." izjavlja, da je ta "xE922-3GR module" v skladu z bistvenimi zahtevami in ostalimi relevantnimi določili direktive 1999/5/ES.
Spanish	Por medio de la presente "Telit Communications S.P.A." declara que "xE922-3GR module" cumple con los requisitos esenciales y cualesquiera otras disposiciones aplicables o exigibles de la Directiva 1999/5/CE.
Swedish	Härmed intygar "Telit Communications S.P.A." att denna "xE922-3GR module" står i överensstämmelse med de väsentliga egenskapskrav och övriga relevanta bestämmelser som framgår av direktiv 1999/5/EG.

In order to satisfy the essential requirements of R&TTE Directive (1999/5/EC), the product is compliant with the following standards:

Electrical Safety (Art. 3(1)(a)):	EN 60950-1:2006 + A11:2009 + A1:2010 + A12:2011 + AC:2011 + A2:2013
EMF Exposure (Art. 3(1)(a)):	EN 62311:2008
EMC (Art. 3(1)(b)):	EN 301 489-1 V1.9.2 EN 301 489-3 V1.6.1 EN 301 489-7 V1.3.1 EN 301 489-17 V2.2.1 EN 301 489-24 V1.5.1
Radio Spectrum Use (Art. 3(2)):	EN 301 511 V12.1.1 EN 301 908-1 V7.1.1 EN 301 908-02 V6.2.1 ETSI EN 300 440-1 V1.6.1 ETSI EN 300 440-2 V1.4.1 ETSI EN 300 328 V1.9.1

The conformity assessment procedure referred to in Article 10 and detailed in Annex IV of Directive 1999/5/EC has been followed with the involvement of the following Notified Body:

AT4 wireless, S.A.  
Parque Tecnológico de Andalucía  
C/ Severo Ochoa 2  
29590 Campanillas – Málaga  
SPAIN  
Notified Body No: 1909

Thus, the following marking is included in the product:



# CE 1909

There is no restriction for the commercialization of this device in all the countries of the European Union.

Final product integrating this module must be assessed against essential requirements of the 1999/5/EC (R&TTE) Directive. It should be noted that assessment does not necessarily lead to testing. Telit Communications S.p.A. recommends carrying out the following assessments:

RF spectrum use (R&TTE art 3.2)	It will depend on the antenna used on the final product
EMC (R&TTE art 3.1b)	Testing
Health & Safety (R&TTE art 3.1a)	Testing



## 21. Document History

Revision	Date	Changes
0.1	2016-05-18	Draft
0.2	2016-06-03	
0.3	2016-06-10	
0.4	2016-07-19	
0.5	2016-08-17	
0.6	2016-09-29	Added typical power consumption table
0.7	2016-10-26	Update pwr consumption
0.8	2017-01-05	Update 60950 safety remarks Add Conformity Assessment Issues chapter Update on LGA pin AN8

