





Title		
Cherrystone		
Size	Document Number	Rev
Custom	POWER	X10
Date:	星期五, 十一月 05, 2004	Sheet 2 of 17

KEEP VOLTAGE AT +1V3




+1V3




Title		
Cherrystone		
Size	Document Number	Rev
B	Reset	X10
Date:	星期五, 十一月 05, 2004	Sheet 3 of 17




Title		Cherrystone	
Size	Document Number	Rev	
B	IXP-425(1)	X10	
Date:	星期五, 十一月 05, 2004	Sheet	4 of 17



up => 533MHz run 533MHz  
 266MHz run 266MHz  
 down => 533MHz and 266MHz  
 run 266MHz



Title		Cherrystone
Size	Document Number	Rev
B	IXP-425(2)	X10
Date:	星期五, 十一月 05, 2004	Sheet 5 of 17





靠CPU端


CPU與SDRAM中間

LAYOUT NOTE:  
 These series damping resistors should be placed as close as possible to IXP425. Their values were tuned based on signal integrity simulations.


Title	Cherrystone	
Size	Document Number	Rev
Custom	IXP-425(3)	X10
Date:	星期五, 十二月 05, 2004	Sheet 6 of 17




**I/O Decoupling**




**Core Decoupling**



Title		
Cherrystone		
Size	Document Number	Rev
B	IXP-425(4)	X10
Date:	星期五, 十一月 05, 2004	Sheet 7 of 17






The implementation on this board forces 16-bit flash operation. The IXP425 will also support 8-bit operation through the expansion bus address strappings.



FLASH\_STS is asserted HIGH upon completion of block erase or programming and ready for next command.

INTEL E28F640J3A-120  
STRATA FLASH SOCKET, 3.3V, 120ns, 8MB


Title		
Cherrystone		
Size	Document Number	Rev
B	FLASH	X10
Date:	星期五, 十一月 05, 2004	Sheet 8 of 17



Title		
Cherrystone		
Size	Document Number	Rev
B	SDRAM	X10
Date:	星期五, 十一月 05, 2004	Sheet 9 of 17




Note : 1.pin63 : default enable flow control (1)  
 2.pin107 : default enable back pressure (1)  
 3.pin109 : default enable auto negotiation (1)




Title		Cherrystone
Size	Document Number	Rev
	CustomSwitch	X10
Date:	星期五, 十一月 05, 2004	Sheet 12 of 17











OK : Green  
 Error : Yellow and Blinking



Title		
Cherrystone		
Size	Document Number	Rev
A	LED	X10
Date:	星期五, 十一月 05, 2004	Sheet 15 of 17







Title		
Cherrystone		
Size B	Document Number Mini-PCI	Rev x10
Date: 星期五, 十一月 05, 2004	Sheet 16	of 17



4 JTG\_TRST\_N  
4 ICE\_TDI  
4 ICE\_TMS  
4 ICE\_TCK  
4 ICE\_TDO  
3 JTG\_SRST\_N

Both reserved pins  
40A and 41A are pulled  
up at each slot per PCI  
specification.

Unpopulated (DNP) resistor footprints placed to allow changes to JTAG circuitry as necessary. See the design note "Recommended JTAG Circuitry for Debug with Intel XScale Architecture" (#273538-001) for details on JTAG circuit.



Title		Cherrystone
Size	Document Number	Rev
B	Other	X10
Date:	星期五, 十一月 05, 2004	Sheet 17 of 17