


PCB MARK & LABEL


Heat Sink	
Optical Marks	<p>T1 T2 T3 T4 T5 T6          MARK MARK MARK MARK MARK MARK          MARK MARK MARK MARK MARK MARK</p>
Label Outline	<p>LOT Number <input type="checkbox"/> H1 20mm X 10mm      SERIAL <input type="checkbox"/> H2 10mm X 10mm</p>
Silkscreen	<p>PCB Name &amp; Version ELO3399 <input type="checkbox"/> EL03399      ENG Version A20xxx <input type="checkbox"/> A20xxx          SMT    DIP    ROHS</p>
Mounting Hole	<p>The diagrams show 13 mounting holes (H5 to H13) arranged in three rows. Each hole is a circular pad with a central hole and six surrounding pins. The pin configurations are as follows:</p> <ul style="list-style-type: none"> <li>H5: M3_5X7_0, pins 1-6</li> <li>H6: M3_5X7_0, pins 1-6</li> <li>H7: M4_5X7_0, pins 1-6</li> <li>H8: M3_5X7_0, pins 1-6</li> <li>H9: M3_5X7_0, pins 1-6</li> <li>H10: M3_5X7_0, pins 1-6</li> <li>H11: M4_5X7_0, pins 1-6</li> <li>H12: M3_5X7_0, pins 1-6</li> <li>H13: M3_5X7_0, pins 1-6</li> </ul>


<b>SIGNWAY</b>	
<b>Project:</b>	<b>E472878</b>
<b>File:</b>	<b>01.Msc</b>
<b>Date:</b>	Thursday, March 17, 2022
<b>Designed by:</b>	ZhangboYangjin
<b>Rev:</b>	A0
<b>Sheet:</b>	1 of 32

Change List

Version	Date	Author	Change Note	Approved
V0.1	April 24, 2020	Zhangbo&Yangyin	First edition.	Zhouchangliang

			
<b>Project:</b>	E472878		
<b>File:</b>	02.Change List		
Date:	Thursday, March 17, 2022	Rev:	A0
Designed by:	Zhangbo&Yangyin	Sheet:	2 of 32






SUMMARY		
Part	Power	Current
VCC19V_STB	3.4A	5.2V
VBUS_VTREQ	27W	
VCC19V_* (switches)	0.1A	80mW
VCC19V_* (regulators)	Varies	Varies

## I2C MAP

Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	GPIO1_B7/SPI3_RXD/I2C0_SDA GPIO1_C0/SPI3_TXD/I2C0_SCL	PMU102	I2C_SDA_PMIC I2C_SCL_PMIC	VCC_3V0	Rockchip RK808	0x1b	PMIC	100kHz, 400KHz
					SY8379FC	0x40	DC-DC Buck	100kHz, 400KHz, 3.4MHz
					SY8389FC	0x41	DC-DC Buck	100kHz, 400KHz, 3.4MHz
					PT7C4337	0x00, 0xd1	RTC	100kHz
I2C1	GPIO4_A1/I2C1_SDA GPIO4_A2/I2C1_SCL	API05	I2C1_SDA_V18 I2C1_SCL_V18	VCC_V18	ESP388/1.8V	0x10, 0xd1	Audio codec	100kHz
					PUSB3029K/1.8V	0x44, 0x46	USB-TypeC Mux	100kHz
					GL852	0x2c	USB HUB	100kHz
					TC358775XRG	0x18, 0x1f	LVDS Tx	100kHz
I2C2	GPIO2_A0/VOP_D0/CI/F_D0/I2C2_SDA GPIO2_A1/VOP_D1/CI/F_D1/I2C2_SCL	API02	I2C2_SDA_V18 I2C2_SCL_V18	VCC_V18	MM8450Q/1.8V	0x1d, 0x1e	G-SENSOR	100kHz, 400KHz,
I2C3	GPIO4_C0/I2C3_SDA/UART2_BK GPIO4_C1/I2C3_SCL/UART2_BK	API04	I2C3_SDA I2C3_SCL	VCC_3V0	TP/3.3V	TBD	TP TOUCH	100kHz, 400KHz, 3.4MHz
I2C4	GPIO1_B3/I2C4_SDA GPIO1_B4/I2C4_SCL	PMU102	I2C4_SDA I2C4_SCL	VCC_3V0	SM201/3.0V	0xa0 0xe0	EEPROM	10kHz
I2C5	GPIO3_B2/MAC_RMR/I2C5_SDA GPIO3_B3/MAC_CMR/I2C5_SCL	API01	MAC USB					
I2C6	GPIO2_B1/SPI2_RXD/CI/F_HREF/I2C6_SDA GPIO2_B2/SPI2_TXD/CI/F_CLKIN/I2C6_SCL	API02	I2C6_SDA_V18 I2C6_SCL_V18	VCC_V18	SY3229	0xe2	PD	20kHz
I2C7	GPIO2_A7/VOP_D7/CI/F_D7/I2C7_SDA GPIO2_B0/VOP_CLK/CI/F_VSYNC/I2C7_SCL	API02	I2C7_SDA_V18 I2C7_SCL_V18	VCC_V18	MIP1_CSI /1.8V			100kHz


## USB MAP




<b>SIGNWAY</b>			
<b>Project: E472878</b>			
<b>File: 05I2C&amp;USB Map</b>			
Date: Thursday, March 17, 2022	Rev: A0		
Designed by: ZhengshuYong	Sheet: 5 of 32		






# Power Domain Map

Part Port	Domain	Pin name in datasheet	I/O type	Power supply	Power source
Part C	PMUI01	pmui01_gpio0ab	1.8V only	VCCA_1V8	RK808-D VLDO3
Part E	PMUI02/PART E	pmu1830_gpio1abcd	3.0V	VCC_1V5	RK808-D Buck4 RK808-D VLDO6
Part I	API01	gmac_gpio3abc	3.3V only	VCC_1V8 VCC3V3_LAN	RK808-D Buck4
Part L	API02	bt656_gpio2ab	1.8V	VCC_1V8	RK808-D VLDO3
Part G	API03	wifi/bt_gpio2cd	1.8V only	VCC_1V8	RK808-D Buck4
Part K	API04	gpio1830_gpio4cd	1.8V 3.0V(Default)	VCC_1V5 VCC_3V0	RK808-D VLDO6 RK808-D VLDO8
Part J	API05/PART J	audio_gpio3d_gpio4a	VCC1V8_CODEC	VCC1V8_CODEC	RK808-D VLDO1
Part F	SDMMC0	sdmmc_gpio4b	1.8V 3.0V(Default)	VCC_SDIO	RK808-D VLDO4



			
<b>Project:</b>	E472878		
<b>File:</b>	06.Power Domain Map		
<b>Date:</b>	Thursday, March 17, 2022	<b>Rev:</b>	A0
<b>Designed by:</b>	Zhangbo4Yangyin	<b>Sheet:</b>	6 of 32



Note: Power filter CAF please place back of SOC or close to SOC




<b>SIGNWAY</b>	
<b>Project: E472878</b>	
<b>File: 07_RK3399 Power</b>	
Date: Thursday, March 17, 2022	Rev: A0
Designed by: Zhengshu Yang	Sheet: 7 of 32




<b>SIGNWAY</b>			
<b>Project:</b>	<b>E472878</b>		
<b>File:</b>	<b>08.RK3399 PMU Controller</b>		
<b>Date:</b>	Thursday, March 17, 2022	<b>Rev:</b>	A0
<b>Designed by:</b>	Zhangbo&Yangjin	<b>Sheet:</b>	8 of 32




U1A  
RK3399




U1B  
RK3399




DDR FILTER Note:R10 cannot be deleted



DDR FILTER Note:R11 cannot be deleted




<b>SIGNWAY</b>			
Project: E472878			
File: 09_RK3399_DDR_Controller			
Date: Thursday, March 17, 2022	Rev: A3		
Designed by: Zhenghui.Yang	Sheet: 9 of 32		




EMMC design rule:

- 1.Data[0:7], CMD and STRB signals routing parallel as a group, the skew between each other must be less than 100mils;
- 2.The Clock signal should be isolated with other signals by GND plane, the skew between data lines is less than 20ps;
- 3.Max trace length < 3.93 inches;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;
- 6.R11 close to SOC;




修改点2-27  
EMMC\_CLK增加滤波电容, EMI认证200M频率超。  
靠近R10 放置





SDMMC design rule:

- 1.Data[0:7] and CMD signals routing parallel as a group, the skew between each other must be less than 100mils;
- 2.The Clock signal should be isolated with other signals by GND plane, the skew between data lines is less than 20ps;
- 3.Max trace length < 3.93 inches;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;

<b>SIGNWAY</b>			
<b>Project:</b>	<b>E472878</b>		
<b>File:</b>	<b>10.RK3399 Flash&amp;SDMMC Controller</b>		
<b>Date:</b>	Thursday, March 17, 2022	<b>Rev:</b>	A0
<b>Designed by:</b>	Zhangbo&Yangjin	<b>Sheet:</b>	10 of 32





### USB2.0




- USB2.0 design rule:
1. Max intra-pair skew < 4 ps;
  2. Max trace length < 6 inches;
  3. Max allowed via < 4;
  4. Trace impedance 90ohm+/-10%;
  5. The distance between other signals follows the 3W rule;

### USB3.0




- USB3.0 design rule:
1. Max intra-pair skew < 4 ps;
  2. Max length skew between TX and RX < 1.6 ns;
  3. Max trace length < 6 inches;
  4. Max allowed via < 4;
  5. Trace impedance 90ohm+/-10%;
  6. The distance between other signals follows the 3W rule;

- DP design rule:
1. Max intra-pair skew < 4 ps;
  2. Max trace length < 6 inches;
  3. Max allowed via < 4;
  4. Trace impedance 90ohm+/-10%;
  5. The distance between other signals follows the 3W rule;




<b>SIGNWAY</b>	
<b>Project: E472878</b>	
<b>File: 11.RK3399 USB/USIC Controller</b>	
Date: Thursday, March 17, 2022	Rev: A0
Designed by: ZhengMingYuan	Sheet: 11 of 32



### RK3399 project hardware ID definiton

ADC1 Function1: Hold on ZERO when AC plug in cold boot, enter Flash Image Mode.  
 ADC1 Function2: Secondary definiton of product hardware ID.  
 GPIO0\_A1: Main definiton of of product hardware ID.

Seq.	GPIO0_A1	R27	ADC	HW ID	Date
01.	Low	NC	1.800V	E472673 (15.6)	March 02, 2020
02.	Low	91K	1.622V	E472828 (21.5)	
03.	Low	39K	1.433V	E473060 (10.1)	
04.	Low	22K	1.238V	E473261 (BACKPACK)	
05.	Low	13K	1.017V	E679524 (USB-c)	
06.	Low	9.1K	0.858V	TBD	
07.	Low	6.2K	0.689V	TBD	
08.	Low	3.9K	0.505V	TBD	
09.	High	NC	1.800V	TBD	
10.	High	91K	1.622V	TBD	
11.	High	39K	1.433V	TBD	
12.	High	22K	1.238V	TBD	
13.	High	13K	1.017V	TBD	
14.	High	9.1K	0.858V	TBD	
15.	High	6.2K	0.689V	TBD	
16.	High	3.9K	0.505V	TBD	



修改点2-17  
修改版本号

### E472673 Hardware Version

Seq.	GPIO0_A5	GPIO3_D6	GPIO2_D4	HW Version	Date
01.	0	0	0	V1 (EVT)	March 26, 2020
02.	0	0	1	V2	TBD
03.	0	1	0	V3	TBD
04.	0	1	1	V4	TBD
05.	1	0	0	V5	20210816
06.	1	0	1	V6	TBD
07.	1	1	0	V7	TBD
08.	1	1	1	V8	TBD



<b>SIGNWAY</b>			
<b>Project:</b>	<b>E472878</b>		
<b>File:</b>	<b>12.RK3399 SARADC/Key</b>		
<b>Date:</b>	Thursday, March 17, 2022	<b>Rev:</b>	A0
<b>Designed by:</b>	Zhangbo&Yangjin	<b>Sheet:</b>	12 of 32

U1L  
RK3399

GPIOD\_A0/VOP\_D0/CIF\_D0/I2C2\_SDA\_u  
GPIOD\_A1/VOP\_D1/CIF\_D1/I2C2\_SCL\_u  
GPIOD\_A2/VOP\_D2/CIF\_D2\_d  
GPIOD\_A3/VOP\_D3/CIF\_D3\_d  
GPIOD\_A4/VOP\_D4/CIF\_D4\_d  
GPIOD\_A5/VOP\_D5/CIF\_D5\_d  
GPIOD\_A6/VOP\_D6/CIF\_D6\_d  
GPIOD\_A7/VOP\_D7/CIF\_D7/I2C7\_SDA\_u  
  
GPIOD\_B0/VOP\_CLK/CIF\_VSYNC/I2C7\_SCL\_u  
GPIOD\_B1/SPI2\_RXD/CIF\_HREF/I2C6\_SDA\_u  
GPIOD\_B2/SPI2\_TXD/CIF\_CLKIN/I2C6\_SCL\_u  
GPIOD\_B3/SPI2\_CLK/VOP\_DEN/CIF\_CLKOUTA\_u  
GPIOD\_B4/SPI2\_CSn0\_u

G31 << I2C2\_SDA\_1V8 [29]  
H25 << I2C2\_SCL\_1V8 [29]  
H30 << DVP\_PWR [30]  
F28 << Camera\_RST\_L [30]  
H29 << EDGEUSB\_EN3 [20]  
F29 << TYPECO\_CC\_INT\_L [19]  
H27 << EDGEUSB\_EN2 [20]  
G30 << I2C7\_SDA\_1V8 [30]  
  
H28 << I2C7\_SCL\_1V8 [30]  
F30 << I2C6\_SDA\_1V8 [19]  
H24 << I2C6\_SCL\_1V8 [19]  
H31 << CIF\_CLKO [30]  
F31 << DVP\_PDN0\_H [30]


APIO2\_VDDPST J24 -> VCC\_1V8  
APIO2\_VDD K23 -> VCC\_1V8



U1R  
RK3399

MIPI\_RX0\_D0P AK15  
MIPI\_RX0\_D0N AL15  
  
MIPI\_RX0\_D1P AK14  
MIPI\_RX0\_D1N AL14  
  
MIPI\_RX0\_CLKP AK13  
MIPI\_RX0\_CLKN AL13  
  
MIPI\_RX0\_D2P AK12  
MIPI\_RX0\_D2N AL12  
  
MIPI\_RX0\_D3P AK11  
MIPI\_RX0\_D3N AL11  
  
MIPI\_RX0\_REXT AF14  
  
MIPI\_RX0\_AVDD\_1V8 AB14

<< MIPI\_RX0\_D0P [30]  
<< MIPI\_RX0\_D0N [30]  
  
<< MIPI\_RX0\_D1P [30]  
<< MIPI\_RX0\_D1N [30]  
  
<< MIPI\_RX0\_CLKP [30]  
<< MIPI\_RX0\_CLKN [30]  
  
MIPI\_RX0\_D2P << AK12  
MIPI\_RX0\_D2N << AL12  
  
MIPI\_RX0\_D3P << AK11  
MIPI\_RX0\_D3N << AL11  
  
MIPI\_RX0\_REXT << AF14  
  
MIPI\_RX0\_AVDD\_1V8 << AB14




U1P  
RK3399

MIPI\_TX1/RX1\_D0P AK6  
MIPI\_TX1/RX1\_D0N AL6  
  
MIPI\_TX1/RX1\_D1P AK7  
MIPI\_TX1/RX1\_D1N AL7  
  
MIPI\_TX1/RX1\_CLKP AK8  
MIPI\_TX1/RX1\_CLKN AL8  
  
MIPI\_TX1/RX1\_D2P AK9  
MIPI\_TX1/RX1\_D2N AL9  
  
MIPI\_TX1/RX1\_D3P AK10  
MIPI\_TX1/RX1\_D3N AL10  
  
MIPI\_TX1/RX1\_REXT AF11  
  
MIPI\_TX1/RX1\_AVDD\_1V8 AC10


<< AK6  
<< AL6  
  
<< AK7  
<< AL7  
  
<< AK8  
<< AL8  
  
<< AK9  
<< AL9  
  
<< AK10  
<< AL10  
  
<< AF11  
  
<< AC10

<b>SIGNWAY</b>			
<b>Project:</b>	E472878		
<b>File:</b>	13.RK3399 DVP Interface		
<b>Date:</b>	Thursday, March 17, 2022	<b>Rev:</b>	A0
<b>Designed by:</b>	Zhangbo&Yangjin	<b>Sheet:</b>	13 of 32



HDMI design rule:

1. Max intra-pair skew < 4 ps;
2. Max length skew between clk and data < 80 ps;
3. Max trace length < 9.8 inchs;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;




eDP design rule:

1. Max intra-pair skew < 4 ps;
2. Max trace length < 6 inchs;
3. Max allowed via < 4;
4. Trace impedance 90ohm+/-10%;
5. The distance between other signals follows the 3W rule;













MIPI design rule:

1. Max intra-pair skew < 4 ps;
2. Max length skew between clk and data < 7ps;
3. Max trace length < 7.2 inchs;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;



<b>SIGNWAY</b>			
<b>Project:</b>	<b>E472878</b>		
<b>File:</b>	<b>14.RK3399 Display Interface</b>		
<b>Date:</b>	Thursday, March 17, 2022	<b>Rev:</b>	A0
<b>Designed by:</b>	Zhangbo&Yangjin	<b>Sheet:</b>	14 of 32





**SIGMAWAY**

Project: E472878

File: 16.RAM-LPDDR4 2x32bit

Date: Thursday, March 17, 2022



Designed by: ZhangYanYong

Rev: A2

Sheet: 16 of 32




# DC IN&SYSTEM Power



$$T_{ss}=C_{ss} \cdot 0.6V / 10\mu A \quad V_o = 0.6X(1+R_a/R_b)$$



5A DC-DC



$$T_{ss}=C_{ss} \cdot 0.6V / 10\mu A \quad V_o = 0.6X(1+R_a/R_b)$$

5A DC-DC

修改 Q32-1 的 OVP 放电影响 EX\_SV 状态, 增加输出电容稳定 EX\_SV 电平





DC_19V_IN	ADC	POE_19V_IN	ADC
1.0V	0.756V	1.0V	0.756V
1.2V	0.908V	1.2V	0.908V
1.3V	0.983V	1.3V	0.983V
1.5V	1.134V	1.5V	1.134V
1.9V	1.437V	1.9V	1.437V
2.0V	1.513V	2.0V	1.513V
2.3V	1.739V	2.3V	1.739V
2.4V	1.815V	2.4V	1.815V


**SIGWAY**

Project:	E472878
File:	17.Power-DC IN&POWER SW
Date:	Tuesday, March 22, 2022
Drawn by:	ZhengHuiYong
Rev:	A0
Sheet:	17 of 32


PMIC




Over-temperature Protection




VDD\_CPU\_B power




VDD\_GPU power




VDD\_LOG power



VCC3V3\_SYS power




VCC\_0V9 power




SIGNALWAY	
Project:	8475273
File:	18-Power-PMIC-Rev088-D
Date:	Thursday, March 17, 2022
Designed by:	ZhangMingyan
Sheet:	18 of 22


## USB Type-C port




## CC CTRL



## PD POWER




## ESD




<b>SIGNWAY</b>			
Project: E472878		Rev: A0	
File: 19.TYPE-C		Sheet: 19 of 32	
Date: Thursday, March 17, 2022	Designed by: ZhangHuiYong		

**USB2.0 HUB**      SMBUS ADDRESS : 0X2C




**EDGE USB**







Project:	EDGE USB 4 PORT
File:	EDGE USB 4 PORT
Date:	Thursday, November 11, 2010
Author:	...
Version:	...

# Touch Panel

21.5" TOUCH




# USB3.0 port







<b>SIGWAY</b>			
<b>Project: E472878</b>			
<b>File: 21.USB 3.0HOST &amp; TP</b>			
Date: Thursday, March 17, 2022	Rev: A0		
Designed by: ZhangHuiYong	Sheet: 21 of 32		

# eMMC FLASH




Note: All the Power filter capacitors should be placed close to the power pins of eMMC









<b>SIGWAY</b>			
<b>Project: E472878</b>			
<b>File: 22 Memory-eMMC</b>			
Date: Thursday, March 17, 2022	Rev: A0		
Designed by: ZhangHuiYong	Sheet: 22 of 32		

# SDIO WIFI/BT MODULE-MIMO

Note:VBAT power supply range is 3.0V-4.8V.








<b>SIGWAY</b>	
<b>Project:</b>	E472878
<b>File:</b>	23.WIFI/BT-AP6398SV
<b>Date:</b>	Thursday, March 17, 2022
<b>Designed by:</b>	ZhangboYangjin
<b>Rec:</b>	A0
<b>Sheet:</b>	23 of 32




SIGNWAY			
Project:	E472878	Rev:	A0
File:	24_RJ45-1000M-RTL8211F	Date:	2022/03/23
Date:	2022/03/23	Drawn:	AD
Designed by:	ZhangFeng	Check:	21 of 21









<b>SIGNWAY</b>			
<b>Project:</b>	<b>E472878</b>		
<b>File:</b>	<b>25.LED/KEY</b>		
<b>Date:</b>	Thursday, March 17, 2022	<b>Rev:</b>	A0
<b>Designed by:</b>	Zhangbo&Yangjin	<b>Sheet:</b>	25 of 32

[15]	I2S0_SDIO	R258	22R	R0402	DATA_AD
[15]	I2S0_MCLK	R259	22R	R0402	CLK_DA
[15]	I2S0_SCLK	R260	22R	R0402	SCLK_DA
[15]	I2S0_LRCK_RX	R261	22R	R0402	LRCCLK
[15]	I2S0_LRCK_TX	R262	22R	R0402	
[15]	I2S0_SDO0	R263	22R	R0402	DATA_DA




<b>SIGNWAY</b>	
Project: E472878	
File: 26_ES8388IOP	
Date: Thursday, March 17, 2022	Rev: A0
Designed by: ZhangHuiYong	Sheet: 26 of 32




# TF CARD



## VCC3V0\_SD power




<b>SIGWAY</b>	
<b>Project: E472878</b>	
<b>File: 27.TF Card/GPIO</b>	
Date: Thursday, March 17, 2022	Rev: A0
Designed by: ZhangMaYong	Sheet: 27 of 32





Project: E472878	
File: 28LVDS Disparity	
Date: Thursday, March 12, 2022	Rev: AC
Created by: Zhenqiang Zhang	Sheet: 18 of 32

	LIS3DH	MMA8452Q	LSM303D
C8001	NC	NC	4.7uF
R8002	0ohm	NC	NC
R8001	NC	0ohm	NC
C8003	NC	0.1uF	0.22uF
R8003	NC	NC	OR
R8004	NC	NC	OR


The MMA8452Q's standard slave address is a choice between the two sequential addresses 0011100 and 0011101. The selection is made by the high and low logic level of the SA0 (pin 7) input respectively. The slave addresses are factory programmed and alternate addresses are available at customer request







修改点2-24  
断开GSENSOR\_中断, 来响应RTC中断




U30 和 U49 二选一



<b>SIGNWAY</b>	
<b>Project:</b>	<b>E472878</b>
<b>File:</b>	<b>29.G-sensor&amp;RTC</b>
<b>Date:</b>	Tuesday, March 22, 2022
<b>Designed by:</b>	Zhangbo&Yangjin
<b>Rev:</b>	A0
<b>Sheet:</b>	29 of 32



<b>SIGWAY</b>	
<b>Project:</b>	<b>E472878</b>
<b>File:</b>	<b>30.MIP1 IN</b>
<b>Date:</b>	Thursday, March 17, 2022
<b>Designed by:</b>	ZhangboYanjin
<b>Rec:</b>	A0
<b>Sheet:</b>	30 of 32



$1 - F_{osc} = 63580 / R_{osc} \text{ (kHz)} = 635.8 \text{ kHz}$   
 $2 - I_{LED} = 2000 * 1.2 / R_{ISET}$   
 $I_{M215DT7A}: R = 2000 * 1.2 / 50 = 48 \text{ } \Omega; 46k \text{ } I_{MAX} = 52.17 \text{ mA}$   
 $M215HAN01.2: R = 2000 * 1.2 / 65 = 36.9 \text{ } \Omega; 35k \text{ } I_{MAX} = 65.04 \text{ mA}$

LED	V <sub>FL</sub> /I <sub>LED</sub> /C <sub>R</sub>	R511	R501	R1SET	OPTION	USED
LM215DT7A	33.6V/50mA/4C <sub>R</sub>	18k	28k	46k	NC	—
M215HAN01.2	33.6V/65mA/4C <sub>R</sub>	13k	22k	35k	NC	—

**SIGWAY**

Project: E472878

File: 31.LED Driver &MUTE Controller

Date: Tuesday, March 22, 2022


Designed by: ZhengHuiYang

Rev: A0

Sheet: 31 of 32

# eFUSE

Note: For eFUSE programming, can be removed if do not use eFUSE.



<b>Project:</b>	E472878		
<b>File:</b>	32.eFUSE		
<b>Date:</b>	Thursday, March 17, 2022	<b>Rev:</b>	A0
<b>Designed by:</b>	Zhangbo&Yangjin	<b>Sheet:</b>	32 of 32