


PCB MARK & LABEL


Heat Sink	
Optical Marks	<p>T1 MARK MARK MARK MARK MARK MARK T2 MARK MARK MARK MARK MARK MARK T3 MARK MARK MARK MARK MARK MARK T4 MARK MARK MARK MARK MARK MARK T5 MARK MARK MARK MARK MARK MARK T6 MARK MARK MARK MARK MARK MARK</p>
Label Outline	<p>SNGMAC <input type="checkbox"/> H1 20mm X 10mm Lot Number <input type="checkbox"/> H2 10mm X 10mm</p>
Silkscreen	<p>PCB Name & Version ELO3399 (E679524) (USB-C) ENG Version A20xxx SMT <input type="checkbox"/> DIP <input type="checkbox"/> ROHS <input type="checkbox"/> ELO3399 <input type="checkbox"/> A20xxx</p>
Mounting Hole	 <p>H5 NC M3_5X7_0 H6 NC M3_5X7_0 H7 NC M3_5X7_0 H8 NC M3_5X7_0 H9 NC M3_5X7_0 H11 NC M3_5X7_0 H12 NC M3_5X7_0 H13 NC M2_4 H14 NC M2_4 H15 NC M2_4 H16 NC M11</p> <p>只保留7个螺丝固定孔</p> <p>H5-H12: 螺丝固定孔; H13-H15: 板卡定位柱固定孔, 2.4mm直径的NPTF过孔 H16: 板卡定位柱固定孔, 1mm直径的NPTF过孔</p>

SIGNWAY	
Project:	E879524
File:	01.Msc
Date:	Monday, December 20, 2021
Designed by:	Zhangkubin
Rev:	A0
Sheet:	1 of 32



Change List

Version	Date	Author	Change Note	Approved
V0.5	August 02, 2020	ZHangliubin	First edition.	ZHangbo
V1.0	August 20, 2020	ZHangliubin	Adjust the power scheme.	ZHangbo
V1.1	August 27, 2020	ZHangliubin	Adjust the Panle power supply U35	ZHangbo
V1.2	September 2, 2020	ZHangliubin	Modify the Block Diagram	ZHangbo

			
Project:		E679524	
File:		02.Change List	
Date:		Monday, December 20, 2021	Rev: A0
Designed by:		Zhangliubin	Sheet: 2 of 32




DC 5V/9V



序号	电压 (V)	额定功率	内部功率	颜色	
1	0.5	5	12	20	Red
2	1	12	20	30	Orange
3	1.5	20	40	50	Yellow
4	2	30	60	100	Green
5	2.5	40	80	150	Cyan
6	3	60	120	200	Blue
7	5	110	200	300	Purple

ICs: VREG=2V




I2C MAP

Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	GPI01_B7/SPI3_RXD/I2C0_SDA GPI01_C0/SPI3_TXD/I2C0_SCL	PMU102	I2C_SDA_PMIC I2C_SCL_PMIC	VCC_3V0	Rockchip RK808	0x1b	PMIC	100kHz, 400KHz
					SY837F9C	0x40	DC-DC Buck	100kHz, 400KHz, 3.4MHz
					SY837F9C	0x41	DC-DC Buck	100kHz, 400KHz, 3.4MHz
					PT7C4337	0x60, 0xd1	RTC	100kHz
I2C1	GPI04_A1/I2C1_SDA GPI04_B2/I2C1_SCL	API05	I2C1_SDA_LV8 I2C1_SCL_LV8	VCC_LV8	ES9288/1.8V	0x10, 0x11	Audio codec	100kHz
					FUSB302MPX/1.8V	0x44, 0x46	USB-TypeC Mux	100kHz
								100kHz
I2C2	GPI02_A0/VOP_D0/CIF_D0/I2C2_SDA GPI02_A1/VOP_D1/CIF_D1/I2C2_SCL	API02	I2C2_SDA_LV8 I2C2_SCL_LV8	VCC_LV8	MM8450Q/1.8V	0x1D, 0x1E	G-SENSOR	100kHz, 400KHz,
I2C3	GPI04_C0/I2C3_SDA/UART2B_RX GPI04_C1/I2C3_SCL/UART2B_TX	API04	I2C3_SDA I2C3_SCL	VCC_3V0	TP/3.3V	TBD	TP TOUCH	100kHz, 400KHz, 3.4MHz
I2C4	GPI01_B3/I2C4_SDA GPI01_B4/I2C4_SCL	PMU102	I2C4_SDA I2C4_SCL	VCC_3V0	SM201/3.0V	0xA0 0x60	EEPROM	10kHz
I2C5	GPI03_B2/MAC_RMR/I2C5_SDA GPI03_B3/MAC_CLK/I2C5_SCL	API01	MAC USB					
I2C6	GPI02_B1/SPI2_RXD/CIF_HREF/I2C6_SDA GPI02_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL	API02	I2C6_SDA_LV8 I2C6_SCL_LV8	VCC_LV8				20kHz
I2C7	GPI02_A7/VOP_D7/CIF_D7/I2C7_SDA GPI02_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL	API02	I2C7_SDA_LV8 I2C7_SCL_LV8	VCC_LV8	MIP1_CSI /1.8V			100kHz

USB MAP


RK3399




SIGNWAY			
Project: ES79534			
File: 05I2C&USB Map			
Date: Monday, December 20, 2021	Rev: A0		
Designed by: Zhangshun	Sheet: 5 of 32		






Power Domain Map

Part Port	Domain	Pin name in datasheet	I/O type	Power supply	Power source
Part C	PMUI01	pmui01_gpio0ab	1.8V only	VCCA_1V8	RK808-D VLDO3
Part E	PMUI02/PART E	pmu1830_gpio1abcd	3.0V	VCC_1V5	RK808-D Buck4 RK808-D VLDO6
Part I	API01	gmac_gpio3abc	3.3V only	VCC_1V8 VCC3V3_LAN	RK808-D Buck4
Part L	API02	bt656_gpio2ab	1.8V	VCC_1V8	RK808-D VLDO3
Part G	API03	wifi/bt_gpio2cd	1.8V only	VCC_1V8	RK808-D Buck4
Part K	API04	gpio1830_gpio4cd	1.8V 3.0V(Default)	VCC_1V5 VCC_3V0	RK808-D VLDO6 RK808-D VLDO8
Part J	API05/PART J	audio_gpio3d_gpio4a	VCC1V8_CODEC	VCC1V8_CODEC	RK808-D VLDO1
Part F	SDMMC0	sdmmc_gpio4b	1.8V 3.0V(Default)	VCC_SDIO	RK808-D VLDO4



			
Project:	E679524		
File:	06.Power Domain Map		
Date:	Monday, December 20, 2021	Rev:	A0
Designed by:	ZhangJubin	Sheet:	6 of 32





Note: Power filter CAF please place back of SOC or close to SOC




SIGNWAY			
Project: E878534			
File: 07_RK3399 Power			
Date: Monday, December 20, 2021	Rev: A0		
Design:by: Zhongbin	Sheet: 7 of 32		




SIGNWAY			
Project:	E679524		
File:	08.RK3399 PMU Controller		
Date:	Monday, December 20, 2021	Rev:	A0
Designed by:	ZhangJubin	Sheet:	8 of 32



DDR FILTER Note:R10 cannot be deleted




DDR FILTER Note:R11 cannot be deleted




SIGNWAY			
Project: ES79534			
File: 09.RK3399 DDR Controller			
Date: Monday, December 20, 2021	Rev: A3		
Designed by: Zhangshun	Sheet: 9 of 32		

U1H
RK3399




EMMC design rule:

- 1.Data[0:7], CMD and STRB signals routing parallel as a group, the skew between each other must be less than 100mils;
- 2.The Clock signal should be isolated with other signals by GND plane, the skew between data lines is less than 20ps;
- 3.Max trace length < 3.93 inches;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;
- 6.R11 close to SOC;




U1F
RK3399





SDMMC design rule:

- 1.Data[0:7] and CMD signals routing parallel as a group, the skew between each other must be less than 100mils;
- 2.The Clock signal should be isolated with other signals by GND plane, the skew between data lines is less than 20ps;
- 3.Max trace length < 3.93 inches;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;

SIGNWAY			
Project:	E679524		
File:	10.RK3399 Flash&SDMMC Controler		
Date:	Monday, December 20, 2021	Rev:	A0
Designed by:	ZhangJubin	Sheet:	10 of 32





USB2.0




USB2.0 design rule:
 1. Max intra-pair skew < 4 ps;
 2. Max trace length < 6 inches;
 3. Max allowed via < 4;
 4. Trace impedance 90ohm+/-10%;
 5. The distance between other signals follows the 3W rule;

USB3.0




USB3.0 design rule:
 1. Max intra-pair skew < 4 ps;
 2. Max length skew between TX and RX < 1.6 ns;
 3. Max trace length < 6 inches;
 4. Max allowed via < 4;
 5. Trace impedance 90ohm+/-10%;
 6. The distance between other signals follows the 3W rule;




DP design rule:
 1. Max intra-pair skew < 4 ps;
 2. Max trace length < 6 inches;
 3. Max allowed via < 4;
 4. Trace impedance 90ohm+/-10%;
 5. The distance between other signals follows the 3W rule;


SIGNWAY			
Project: E879534			
File: 11.RK3399 USB/USBC Controller			
Date: Monday, December 20, 2021	Rev: A0		
Designed by: Zhangshun	Sheet: 11 of 32		



布线较长，预留电容，防止电压波动，
影响ADC检测的稳定性；
靠近CPU引脚放置
20200804



HW Version



RK3399 project hardware ID definiton

ADC1 Function1: Hold on ZERO when AC plug in cold boot, enter Flash Image Mode.
ADC1 Function2: Secondary definiton of product hardware ID.
GPIO0_A1: Main definiton of of product hardware ID.





Seq.	GPIO0_A1	R27	ADC	HW ID	Date
01.	Low	NC	1.800V	E472673(15.6)	March 02, 2020
02.	Low	91K	1.622V	E472828(21.5)	
03.	Low	39K	1.433V	E473060(10.1)	
04.	Low	22K	1.238V	E473261(BACKPACK)	
05.	Low	13K	1.017V	E679524(USB-C)	
06.	Low	9.1K	0.858V	TBD	
07.	Low	6.2K	0.689V	TBD	
08.	Low	3.9K	0.505V	TBD	
09.	High	NC	1.800V	TBD	
10.	High	91K	1.622V	TBD	
11.	High	39K	1.433V	TBD	
12.	High	22K	1.238V	TBD	
13.	High	13K	1.017V	TBD	
14.	High	9.1K	0.858V	TBD	
15.	High	6.2K	0.689V	TBD	
16.	High	3.9K	0.505V	TBD	

E472673 Hardware Version



Seq.	GPIO0_A5	GPIO3_D6	GPIO2_D4	HW Version	Date
01.	0	0	0	V1(EVT)	March 26, 2020
02.	0	0	1	V2	TBD
03.	0	1	0	V3	TBD
04.	0	1	1	V4	TBD
05.	1	0	0	V5	TBD
06.	1	0	1	V6	TBD
07.	1	1	0	V7	TBD
08.	1	1	1	V8	TBD

SIGNSWAY	
Project:	E679524
File:	12.RK3399 SARADC/Key
Date:	Monday, December 20, 2021
Designed by:	ZhangJubin
Rev:	A0
Sheet:	12 of 32


U1L
RK3399



U1R
RK3399




U1P
RK3399



SIGNWAY			
Project:	E679524		
File:	13.RK3399 DVP Interface		
Date:	Monday, December 20, 2021	Rev:	A0
Designed by:	ZhangJubin	Sheet:	13 of 32

U1N
RK3399




HDMI design rule:

1. Max intra-pair skew < 4 ps;
2. Max length skew between clk and data < 80 ps;
3. Max trace length < 9.8 inchs;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;

U1Q
RK3399



U1M
RK3399




eDP design rule:







1. Max intra-pair skew < 4 ps;
2. Max trace length < 6 inchs;
3. Max allowed via < 4;
4. Trace impedance 90ohm+/-10%;
5. The distance between other signals follows the 3W rule;

MIPI design rule:

1. Max intra-pair skew < 4 ps;
2. Max length skew between clk and data < 7ps;
3. Max trace length < 7.2 inchs;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;



Project:	E679524		
File:	14.RK3399 Display Interface		
Date:	Monday, December 20, 2021	Rev:	A0
Designed by:	ZhangJubin	Sheet:	14 of 32



SIGHWAY

Project: E878634












File: 18_RK3399 GPIO

Date: Monday, December 28, 2021

Company: Shenzhen

Rev: A1

Sheet: 10 of 22



SIGNWAY

Project: **EST8524**

File: **16.RAM.LPDDR4 2x32bit**


Date: Monday, December 29, 2021

Designed by: Zhenqinlin


Rev: A2

Sheet: 16 of 32


PMIC




Over-temperature Protection




VDD_CPU_B power




VDD_GPU power





VDD_LOG power



VCC3V3 SYS power



VCC_0V9 power



序号	电流 (A)	表层线宽		内层线宽		颜色
		最小	推荐	最小	推荐	
1	0.5	5	10	12	20	Red
2	1	12	20	31	60	Orange
3	1.5	21	40	54	100	Yellow
4	2	31	60	80	160	Green
5	2.5	42	80	110	200	Cyan
6	3	60	120	140	300	Blue
7	5	110	200	284	500	Purple

SIGWAY

Project: **ESP8266**


File: **18_Power-PMIC-REV00-D**

Date: **Monday, December 29, 2021**


Drawn by: **ZhangJun**

Sheet: **18** of **22**


USB Type-C port



CC CTRL




ESD







SIGNWAY	
Project:	ES070034
File:	10.TYPE-C
Date:	Monday, December 20, 2021
Designed by:	Zhangshun
Sheet:	10 of 22

OTG USB & DEBUG UART




SIGNWAY			
Project: E679534			
File: 20.USB&DEBUG UART			
Date: Monday, December 20, 2021	Rev: A0		
Designed by: Zhenqian	Sheet: 20 of 32		

Touch Panel






SIGNWAY			
Project:	E679524		
File:	21.TP		
Date:	Monday, December 20, 2021	Rev:	A0
Designed by:	Zhangliubin	Sheet:	21 of 32

eMMC FLASH



Note: All the Power filter capacitors should be placed close to the power pins of eMMC


Note:
Reserve TestPoint for firmware update.
If EMMC_CLK<0V> at power-on reset,
then system will enter into Maskrom mode.








SIGWAY	
Project: ES78534	
File: 22.Memory-eMMC	
Date: Monday, December 20, 2021	Rev: A0
Designed by: Zhangshun	Sheet: 22 of 32

SDIO WIFI/BT MODULE-MIMO

Note:VBAT power supply range is 3.0V-4.8V.









SIGWAY	
Project:	E879524
File:	23.WIFI/BT-AP6398SV
Date:	Monday, December 20, 2021
Designed by:	Zhanghui
Rec:	AO
Sheet:	23 of 32







对接的LED灯电流计算调整


SiGNWAY			
Project:	E679524		
File:	24.LED-KEY		
Date:	Monday, December 20, 2021	Rev:	A0
Designed by:	ZhangJubin	Sheet:	24 of 32



SIGNALWAY	
Project: E678324	
File: 25.ES8388/OP	
Date: Monday, December 20, 2021	Rev: A0
Designed by: Zhengshan	Sheet: 25 of 32



Panel Model: BOE PT156FHM-N10
eDP Panel








SY8089AAC的最小压降??









SIGNWAY			
Project: E579524			
File: 2E.Edp Dispaly			
Date: Monday, December 20, 2021	Rev: A0		
Designed by: Zhihongzhu	Sheet: 26 of 32		

	LIS3DR	MMA8452Q	ISM303D
C8001	NC	NC	4.7uF
R8002	0ohm	NC	NC
R8001	NC	0ohm	NC
C8003	NC	0.1uF	0.22uF
R8003	NC	NC	0R
R8004	NC	NC	0R

The MMA8452Q's standard slave address is a choice between the two sequential addresses 0011100 and 0011101. The selection is made by the high and low logic level of the SA0 (pin 7) input respectively. The slave addresses are programmed and alternate addresses are available at customer request




SIGSWAY	
Project:	E679524
File:	27.G-sensor&RTC
Date:	Monday, December 20, 2021
Designed by:	ZhangJinbin
Rev:	A0
Sheet:	27 of 32



SIGNWAY			
Project: E879524			
File: 28.MIPI Camera			
Date:	Monday, December 30, 2021	Rev:	A0
Designed by:	ZhangHubin	Sheet:	28 of 32

eFUSE

Note: For eFUSE programming, can be removed if do not use eFUSE.



Project:	E679524		
File:	29.eFUSE		
Date:	Monday, December 20, 2021	Rev:	A0
Designed by:	ZhangJubin	Sheet:	29 of 32