










PCB MARK & LABEL


Heat Sink	
Optical Marks	<p>T1 MARK MARK MARK MARK MARK MARK  T2 MARK MARK MARK MARK MARK MARK  T3 MARK MARK MARK MARK MARK MARK  T4 MARK MARK MARK MARK MARK MARK  T5 MARK MARK MARK MARK MARK MARK  T6 MARK MARK MARK MARK MARK MARK </p>
Label Outline	<p>LOT Number <input type="checkbox"/> H2 10mm X 10mm SR10AC <input type="checkbox"/> H1 20mm X 10mm</p>
Silkscreen	<p>PCB Name & Version E4723060 <input type="checkbox"/> EL0399 ENG Version A20xxx <input type="checkbox"/> A20xxx</p> <p>SMT DIP ROHS</p>
Mounting Hole	


	
Project:	E473060
File:	01.Msc
Date:	Fri, March 25, 2022
Designed by:	ZhangboYangjin
Rev:	A0
Sheet:	1 of 32

Change List

Version	Date	Author	Change Note	Approved
V0.1	April 24, 2020	Zhangbo&Yangyin	First edition.	Zhouchangliang

			
Project:	E473060		
File:	02.Change List		
Date:	Friday, March 25, 2022	Rev:	A0
Designed by:	Zhangbo&Yangyin	Sheet:	2 of 32






SUMMARY	
Part No.	...
Rev.	...
Date	...
Author	...
Checker	...
Appr.	...

I2C MAP

Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	GPI01_B7/SP13_RXD/I2C0_SDA GPI01_C0/SP13_TXD/I2C0_SCL	PMU102	I2C_SDA_PMIC I2C_SCL_PMIC	VCC_3V0	Rockchip RK808	0x1b	PMIC	100kHz, 400KHz
					SY837F9C	0x40	DC-DC Buck	100kHz, 400KHz, 3.4MHz
					SY837F9C	0x41	DC-DC Buck	100kHz, 400KHz, 3.4MHz
					PT7C4337	0x00, 0xd1	RTC	100kHz
I2C1	GPI04_A1/I2C1_SDA GPI04_A2/I2C1_SCL	API05	I2C1_SDA_LV8 I2C1_SCL_LV8	VCC_LV8	ESP388/1.8V	0x10, 0xd1	Audio codec	100kHz
					PU583G2HPX/1.8V	0x44, 0x46	USB-TypeC Mux	100kHz
					GL852	0x2C	USB HUB	100kHz
I2C2	GPI02_A0/VOP_D0/CIF_D0/I2C2_SDA GPI02_A1/VOP_D1/CIF_D1/I2C2_SCL	API02	I2C2_SDA_LV8 I2C2_SCL_LV8	VCC_LV8	MMA8452Q/1.8V	0x1D, 0x1E	G-SENSOR	100kHz, 400KHz,
I2C3	GPI04_C0/I2C3_SDA/UART2B_RX GPI04_C1/I2C3_SCL/UART2B_TX	API04	I2C3_SDA I2C3_SCL	VCC_3V0	TP/3.3V	TPD	TP TOUCH	100kHz, 400KHz, 3.4MHz
I2C4	GPI01_B3/I2C4_SDA GPI01_B4/I2C4_SCL	PMU102	I2C4_SDA I2C4_SCL	VCC_3V0	SM201/3.0V	0xA0 0x00	EEPROM	10kHz
I2C5	GPI03_B2/MAC_RMR/I2C5_SDA GPI03_B3/MAC_CMR/I2C5_SCL	API01	MAC USE					
I2C6	GPI02_B1/SP12_RXD/CIF_HREF/I2C6_SDA GPI02_B2/SP12_TXD/CIF_CLKIN/I2C6_SCL	API02	NOT USE					
I2C7	GPI02_A7/VOP_D7/CIF_D7/I2C7_SDA GPI02_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL	API02	I2C7_SDA_LV8 I2C7_SCL_LV8	VCC_LV8	MIP1_CSI /1.8V			100kHz


USB MAP




SIGNWAY			
Project: E473060			
File: 05I2C&USB Map			
Date: Friday, March 25, 2022	Rev: A0		
Designed by: ZhengshuYang	Sheet: 5 of 32		






Power Domain Map

Part Port	Domain	Pin name in datasheet	I/O type	Power supply	Power source
Part C	PMUI01	pmui01_gpio0ab	1.8V only	VCCA_1V8	RK808-D VLDO3
Part E	PMUI02/PART E	pmu1830_gpio1abcd	3.0V	VCC_1V5	RK808-D Buck4 RK808-D VLDO6
Part I	API01	gmac_gpio3abc	3.3V only	VCC_1V8 VCC3V3_LAN	RK808-D Buck4
Part L	API02	bt656_gpio2ab	1.8V	VCC_1V8	RK808-D VLDO3
Part G	API03	wifi/bt_gpio2cd	1.8V only	VCC_1V8	RK808-D Buck4
Part K	API04	gpio1830_gpio4cd	1.8V 3.0V(Default)	VCC_1V5 VCC_3V0	RK808-D VLDO6 RK808-D VLDO8
Part J	API05/PART J	audio_gpio3d_gpio4a	VCC1V8_CODEC	VCC1V8_CODEC	RK808-D VLDO1
Part F	SDMMC0	sdmmc_gpio4b	1.8V 3.0V(Default)	VCC_SDIO	RK808-D VLDO4



			
Project:	E473060		
File:	06.Power Domain Map		
Date:	Friday, March 25, 2022	Rev:	A0
Designed by:	Zhangbo4Yangyin	Sheet:	6 of 32



Note: Power filter CAF please place back of SOC or close to SOC




SIGNWAY			
Project: E473060			
File: 07_RK3399 Power			
Date: Friday, March 25, 2022	Rev: A0		
Designed by: Zhenghui Yang	Sheet: 7 of 32		




SIGWAY			
Project:	E473060		
File:	08.RK3399 PMU Controller		
Date:	Friday, March 25, 2022	Rev:	A0
Designed by:	Zhangbo&Yangjin	Sheet:	8 of 32


U1A
RK3399




U1B
RK3399



DDR FILTER Note:R10 cannot be deleted




DDR FILTER Note:R11 cannot be deleted





SIGNWAY	
Project: E473060	
File: 09.RK3399 DDR Controller	
Date: Friday, March 25, 2022	Rev: A3
Designed by: Zhenghui.Yang	Sheet: 9 of 32

U1H
RK3399




EMMC design rule:

- 1.Data[0:7], CMD and STRB signals routing parallel as a group, the skew between each other must be less than 100mils;
- 2.The Clock signal should be isolated with other signals by GND plane, the skew between data lines is less than 20ps;
- 3.Max trace length < 3.93 inches;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;
- 6.R11 close to SOC;




U1F
RK3399





SDMMC design rule:

- 1.Data[0:7] and CMD signals routing parallel as a group, the skew between each other must be less than 100mils;
- 2.The Clock signal should be isolated with other signals by GND plane, the skew between data lines is less than 20ps;
- 3.Max trace length < 3.93 inches;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;

SIGNWAY			
Project:	E473060		
File:	10.RK3399 Flash&SDMMC Controler		
Date:	Friday, March 25, 2022	Rev:	A0
Designed by:	Zhangbo&Yangyin	Sheet:	10 of 32





USB2.0




USB2.0 design rule:
 1. Max intra-pair skew < 4 ps;
 2. Max trace length < 6 inches;
 3. Max allowed via < 4;
 4. Trace impedance 90ohm+/-10%;
 5. The distance between other signals follows the 3W rule;

USB3.0





USB3.0 design rule:
 1. Max intra-pair skew < 4 ps;
 2. Max length skew between TX and RX < 1.6 ns;
 3. Max trace length < 6 inches;
 4. Max allowed via < 4;
 5. Trace impedance 90ohm+/-10%;
 6. The distance between other signals follows the 3W rule;



DP design rule:
 1. Max intra-pair skew < 4 ps;
 2. Max trace length < 6 inches;
 3. Max allowed via < 4;
 4. Trace impedance 90ohm+/-10%;
 5. The distance between other signals follows the 3W rule;

SIGNWAY	
Project: E473060	
File: 11.RK3399 USB/AUSIC Controller	
Date: Friday, March 25, 2022	Rev: A0
Designed by: Zhenghui Yang	Sheet: 11 of 32




RK3399 project hardware ID definiton

ADC1 Function1: Hold on ZERO when AC plug in cold boot, enter Flash Image Mode.
 ADC1 Function2: Secondary definiton of product hardware ID.
 GPIO0_A1: Main definiton of of product hardware ID.

Seq.	GPIO0_A1	R27	ADC	HW ID	Date
01.	Low	NC	1.800V	E472673 (15.6)	March 02, 2020
02.	Low	91K	1.622V	E472828 (21.5)	
03.	Low	39K	1.433V	E473060 (10.1)	
04.	Low	22K	1.238V	E473261 (BACKPACK)	
05.	Low	13K	1.017V	E679524 (USB-C)	
06.	Low	9.1K	0.858V	TBD	
07.	Low	6.2K	0.689V	TBD	
08.	Low	3.9K	0.505V	TBD	
09.	High	NC	1.800V	TBD	
10.	High	91K	1.622V	TBD	
11.	High	39K	1.433V	TBD	
12.	High	22K	1.238V	TBD	
13.	High	13K	1.017V	TBD	
14.	High	9.1K	0.858V	TBD	
15.	High	6.2K	0.689V	TBD	
16.	High	3.9K	0.505V	TBD	

HW Version







E473060 Hardware Version



Seq.	GPIO0_A5	GPIO3_D6	GPIO2_D4	HW Version	Date
01.	0	0	0	V1 (EVT)	March 26, 2020
02.	0	0	1	V2	TBD
03.	0	1	0	V3	TBD
04.	0	1	1	V4	TBD
05.	1	0	0	V5	sep22.2021
06.	1	0	1	V6	TBD
07.	1	1	0	V7	TBD
08.	1	1	1	V8	TBD

SIGWAY			
Project:	E473060		
File:	12.RK3399 SARADC/Key		
Date:	Friday, March 25, 2022	Rev:	A0
Designed by:	ZhangboYangin	Sheet:	12 of 32


U1L
RK3399



U1R
RK3399




U1P
RK3399



SIGNWAY			
Project:	E473060		
File:	13.RK3399 DVP Interface		
Date:	Friday, March 25, 2022	Rev:	A0
Designed by:	Zhangbo&Yangjin	Sheet:	13 of 32


U1N
RK3399



HDMI design rule:

1. Max intra-pair skew < 4 ps;
2. Max length skew between clk and data < 80 ps;
3. Max trace length < 9.8 inchs;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;

U1M
RK3399




eDP design rule:

1. Max intra-pair skew < 4 ps;
2. Max trace length < 6 inchs;
3. Max allowed via < 4;
4. Trace impedance 90ohm+/-10%;
5. The distance between other signals follows the 3W rule;

MIPI design rule:



1. Max intra-pair skew < 4 ps;
2. Max length skew between clk and data < 7ps;
3. Max trace length < 7.2 inchs;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;

U1Q
RK3399





SIGNWAY



Project:	E473060		
File:	14.RK3399 Display Interface		
Date:	Friday, March 25, 2022	Rev:	A0
Designed by:	ZhangboYangin	Sheet:	14 of 32



1.8V only	VDDPST=VDDIO=1.8V
3.3V only	VDDPST=1.8V, VDDIO=3.3V
other	1.8V mode: VDDPST=1.8V, VDDIO=1.8V 1.8V mode: VDDPST=1.8V, VDDIO=3.3V













SDIO design rule:
1. data[0:7] and CMD signals routing parallel as a group, the skew between each other must be less than 100mils;
2. The Clock signal should be isolated with other signals by GND plane, the skew between data lines is less than 20ps;
3. Max trace length < 3.93 inches;
4. Trace impedance 50ohms/-10%
5. The distance between other signals follows the 3W rule;





SIGHWAY

Project: E473068
File: 18_RK3399 GPIO
Date: Friday, March 23, 2018
Created By: ZhangJunTang
Rev: A0
Sheet: 10 of 22





SIGNWAY			
Project: E473060			
File: 16.RAM-LPDDR4 2x32bit			
Date: Friday, March 25, 2022	Rev: A2		
Designed by: Zhenghai Yang	Sheet: 16 of 32		

DC IN&SYSTEM Power





$$T_{SS} = C_{SS} * 0.6V / 10uA \quad V_o = 0.6X(1 + R_a/R_b)$$

5A DC-DC




$$T_{SS} = C_{SS} * 0.6V / 10uA \quad V_o = 0.6X(1 + R_a/R_b)$$

5A DC-DC




SIGWAY			
Project: E473060			
File: 17.Power DC IN&POWER SW			
Date: Friday, March 25, 2022	Rev: A0		
Designed by: ZhengshuYan	Sheet: 17 of 32		


PMIC




Over-temperature Protection




VDD_CPU_B power




VDD_GPU power




VDD_LOG power



VCC3V3_SYS power



VCC_0V9 power



SIGWAY

Project: 0470000

File: 18_Power-PMIC RV888-D


Date: Friday, March 25, 2022

Designed by: Zhenqiang Tang


Sheet: 18 of 22

Touch Panel

10.1" TOUCH




USB3.0 port







SIGNWAY			
Project: E473060			
File: 21.USB 3.0HOST & TP			
Date: Friday, March 25, 2022	Rev: A0		
Designed by: Zhenghui Yang	Sheet: 21 of 32		

eMMC FLASH



Note: All the Power filter capacitors should be placed close to the power pins of eMMC


Note:
Reserve TestPoint for firmware update.
If EMMC_CLK=0V at power-on reset,
then system will enter into Maskrom mode.







SIGWAY	
Project: E473060	
File: 22 Memory-eMMC	
Date: Friday, March 25, 2022	Rev: A0
Designed by: Zhengshu Yang	Sheet: 22 of 32

SDIO WIFI/BT MODULE-MIMO


Note:VBAT power supply range is 3.0V-4.8V.



SIGWAY	
Project:	E473080
File:	23.WIFI/BT-AP6398SV
Date:	Fri, March 25, 2022
Designed by:	ZhangboYangjin
Rec:	AD
Sheet:	23 of 32




SIGMAY	
Project: E473000	
File: 24_RJ45-1000M-RTL8211F	
Date: Friday, March 25, 2022	Rev: 1.0
Designed by: ZhangJiang	Sheet: 21 of 21




SIGNWAY			
Project: E473060			
File: 25.LED/KEY			
Date: Friday, March 25, 2022		Rev: A0	
Designed by: Zhangbo&Yangyi		Sheet: 25 of 32	

- [15] I2S0_SDIO
- [15] I2S0_MCLK
- [15] I2S0_SCLK
- [15] I2S0_LRCK_RX
- [15] I2S0_LRCK_TX
- [15] I2S0_SDOO









SIGNWAY	
Project: E473060	
File: 26_ES8388/OP	
Date: Friday, March 25, 2022	Rev: A0
Designed by: ZhangHuiYong	Sheet: 26 of 32




VCC3V0_SD power





TF CARD



SIGWAY			
Project: E473060			
File: 27.TF Card/GPIO			
Date: Friday, March 25, 2022	Rev: A0		
Designed by: Zhengshu Yang	Sheet: 27 of 32		








1. 25101M14042748801-B
 1320 = 0.2W/466
 电阻180ma, R466=1.1R
 2. 020310124466-81
 电阻180ma, R466=2.5R









SIGWAY			
Project: E473060			
File: 28.MIPI Display			
Date: Friday, March 25, 2022	Rev: A0		
Designed by: Zhengshu Yangjin	Sheet: 28 of 32		

	LIS3DH	MMA8452Q	LSM303D
C8001	NC	NC	4.7uF
R8002	0ohm	NC	NC
R8001	NC	0ohm	NC
C8003	NC	0.1uF	0.22uF
R8003	NC	NC	0R
R8004	NC	NC	0R


The MMA8452Q's standard slave address is a choice between the two sequential addresses 0011100 and 0011101. The selection is made by the high and low logic level of the SA0 (pin 7) input respectively. The slave addresses are factory programmed and alternate addresses are available at customer request



SiGnWAY			
Project: E473060			
File: 29.G-sensor&RTC			
Date: Friday, March 25, 2022	Rev: A0		
Designed by: ZhangboYangjin	Sheet: 29 of 32		




SIGNWAY	
Project:	E473060
File:	30.MIP1 IN
Date:	Friday, March 25, 2022
Designed by:	ZhangboYanjin
Rec:	AO
Sheet:	30 of 32



SIGWAY			
Project: E473080			
File: 31.POWER&KEY Controller			
Date: Friday, March 25, 2022	Rev: A0		
Designed by: ZhengboYangjin	Sheet: 31 of 32		

eFUSE

Note: For eFUSE programming, can be removed if do not use eFUSE.



Project:	E473060		
File:	32.eFUSE		
Date:	Friday, March 25, 2022	Rev:	A0
Designed by:	Zhangbo&Yangyin	Sheet:	32 of 32