


**4.2.21.1.1 System Architecture**


Formatted: Bullets and Numbering

The proposed system architecture block diagram is shown in [Figure 1](#). It comprises an Antenna section (BGAN & GPS), an RF section (TX and RX), a Baseband Processing & Channel Unit, a GPS Module, an Embedded System module, and a Power Unit with power up sequencing scheme for high power RF circuit protection. High-level internal and external interfaces are shown in . Technical details for the various functional blocks are described in the subsequent sections.

Field Code Changed



**Figure 1: Pocket Size BGAN UT System Architecture Simplified Block Diagram**



Proprietary Information Not To Be Disclosed Without Written Authorization From AVC  
 © Addvalue Technologies Ltd, all rights reserved





Figure 2: Pocket Size BGAN UT System Architecture

Figure 23: Pocket Size BGAN UT System Architecture



Proprietary Information Not To Be Disclosed Without Written Authorization From AVC  
 © Addvalue Technologies Ltd, all rights reserved