



HOLE:


MARK POINT:




LUOMU:



VIBRATOR



SUBBOARD CONN





DOWNLOAD PAD




VBAT PAD




Accerometer




M-Sensor





Thermistor / To sense board level temperature



	PCB	Note
AUX_IN0_NTC	AP	Keep 5-8 mm to AP, and far to other heat source




Rear Camera







Note: 62-1

Based on your system level design, if better desense performance is needed on your system, please refer to desense performance enhance proposal



Front Camera


Front camera (GC2355) I2C address: 0x3C (Write:0x78, Read:0x79)






Schematic design notice of "62_PERI_CAMERA" page.

Note 62-1: If your project needs PIP function, please refer to MT6735 design notice for the connection of MCLK / I2C / AVDD & DVDD


CTP Connector



Main LCM





Handset Microphone 1




Based on your system level design, if better densense performance is needed on your system.


Earphone Audio



Receiver




Earphone MICPHONE



Mode	R6062	R6065	R6016	R6039
Low Cost Mode	NC	NC	47K	NC
Traditional Mode (ACC)	470K	47K	NC	9R

Shall be working in class AB mode


Receiver and Speaker 2 in 1




Speaker

- Schematic design notice of "60_PERI_AUDIO_IO" page.
- Note 60-1: The equivalent capacitance of audio and speech ESD protection device must be <=330pF. choose bi-directional device only
 - Note 60-2: The equivalent capacitance of FM ANT. ESD protection device must be <=1pF.
 - Note 60-3: TVS Stand off voltage for speaker should >=5V


Flash LED 5V Boost







LCM Backlight LED Driver






Project : MT6735 REF_SCH TOP LEVEL



This circuit must be reserved




R1109: 47K, R1110: NC, Ext. Buck for LTE VSRAM: Enable
 R1109: NC, R1110: 47K, Ext. Buck for LTE VSRAM: Disable



IC-MT6735-LP2-E1-SBS_MAP0827


IC-MT6735-LP2-E1-SBS_MAP0827



Note 12-2:
MT6735M & MT6735P does
Not have CMMCLK1 function

Note 12-2

WB_CTRL0	<<	WB_CTRL0
WB_CTRL1	<<	WB_CTRL1
WB_CTRL2	<<	WB_CTRL2
WB_CTRL3	<<	WB_CTRL3
WB_CTRL4	<<	WB_CTRL4
WB_CTRL5	<<	WB_CTRL5
CONN_SCLK	<<	CONN_SCLK
CONN_SDATA	<<	CONN_SDATA
CONN_SEN	<<	CONN_SEN
CONN_RSTB	<<	CONN_RSTB
CONN_XO_IN	<<	CONN_XO_IN
GPS_RX_IP	<<	GPS_RX_IP
GPS_RX_IN	<<	GPS_RX_IN
GPS_RX_QP	<<	GPS_RX_QP
GPS_RX_QN	<<	GPS_RX_QN
F2W_CLK	<<	F2W_CLK
F2W_DATA	<<	F2W_DATA
WB_RX_IP	<<	WB_RX_IP
WB_RX_IN	<<	WB_RX_IN
WB_RX_QP	<<	WB_RX_QP
WB_RX_QN	<<	WB_RX_QN
WB_TX_IP	<<	WB_TX_IP
WB_TX_IN	<<	WB_TX_IN
WB_TX_QP	<<	WB_TX_QP
WB_TX_QN	<<	WB_TX_QN
CONN_XO_IN	<<	CONN_XO_IN




Note 12-1

Note 12-1:
MSDC2 Pin should be NC
(No Connection) for MT6735M & MT6735P

WCN 6625

IC-MT6735-LP2-E1-SBS_MAP0827




Schematic design notice of "12_BB_2" page.

Note 12-1: MSDC2 Pin should be NC (No Connection) for MT6735M & MT6735P

Note 12-2: MT6735M & MT6735P does Not have CMMCLK1 function

Please refer to MT6735M/P Design Notice for details



Connect to AP

DQ[0..31] DQ[0..31]
 CA[0..9] CA[0..9]

CS0_N CS0_N
 CS1_N CS1_N
 CKE CKE
 DQM0 DQM0
 DQM1 DQM1
 DQM2 DQM2
 DQM3 DQM3
 DQS0_C DQS0_C
 DQS1_C DQS1_C
 DQS2_C DQS2_C
 DQS3_C DQS3_C
 DQS0_T DQS0_T
 DQS1_T DQS1_T
 DQS2_T DQS2_T
 DQS3_T DQS3_T
 CLK0_T CLK0_T
 CLK0_C CLK0_C
 VREF_CA VREF_CA
 VREF_DQ VREF_DQ

MSDC0_RSTB MSDCO_RSTB
 MSDCO_CMD MSDCO_CMD
 MSDCO_CLK MSDCO_CLK
 MSDCO_DBL MSDCO_DBL
 MSDCO_DAT0 MSDCO_DAT0
 MSDCO_DAT1 MSDCO_DAT1
 MSDCO_DAT2 MSDCO_DAT2
 MSDCO_DAT3 MSDCO_DAT3
 MSDCO_DAT4 MSDCO_DAT4
 MSDCO_DAT5 MSDCO_DAT5
 MSDCO_DAT6 MSDCO_DAT6
 MSDCO_DAT7 MSDCO_DAT7


Power I/F

VIO18_PMU VIO18_PMU
 VEMC_3V3_PMU VEMC_3V3_PMU
 DVDD12_EM1 DVDD12_EM1

eMMC+LPDDR2

162/186 Ball, 0.5mm pitch


VDD1=1.8V
 VDD2=1.20V
 VDDCA=1.2V
 VDDQ=1.20V




Schematic design notice of "41_Memory_eMMC_LPDDR2" page.

Note 41-1: Please reserve R4107 / R4108 / R4109 for co-layout different eMMC+LPDDR2 Type

eMMC Type	R4107 / R4108 / R4109	Remark
MT6735 + eMMC 5.0 Device	Mount	R4107 / R4108 / R4109
MT6735 + eMMC 4.5 Device	Remove	Check the eMMC 4.5 Device, if the F5/F7/F9 Ball are real NC, the resistor can be mounted




Each C / 4.7 uF / 0805 can be replaced by 2pcs C / 22 uF / 0603




Schematic design notice of "40_BB_POWER" page.

- Note 10-1: 4 mil GND trace with good shielding to PMIC (Differential)
- Note 10-2: Please reserve footprint of C10006 & C10067 & C10038 for MT6735/MT6735M/MT6735P PCB design, since MTK will confirm if these CAPs can be removed or not near MT6735 MP.
- Note 10-3: FSOURCE_P(EFUSE)
 - (1) FSOURCE_P EFUSE power (VEFUSE) should be only for EFUSE usage (not share with other application)
 - (2) W/ EFUSE program, VEFUSE need 1uF bypass cap (pls refer to "LDO output voltage/current table")
 - (3) W/O EFUSE program, VEFUSE bypass cap should be NC.

BATTERY CONNECTOR



Pulse Charger



1. R2135 close to battery connector. (<10mm)
2. Charging path should be 40mil or wider
3. Star connection from R2135 to BAT connector





Schematic design notice of "21_POWER_TBD" page.

Note 21-1: Connect VBUS to MT6328.P3 by series connection with a 1.5K resistor for internal or external charger design.

GPS co-VCTCXO: Suggest to reserve this option circuit, since MTK will confirm if it's ok to implement this near MT6735 MP

Reserve Keep out region from L1 to Main GND layer

Close to Antenna
Same layer as Antenna, 50ohm trace reference to 3rd layer GND(2nd Layer clean)




U / MT6625L / QFN40

<Critical!>
SG PCB loss is higher and Trace must kept short and 50-Ohm No layer transition

Close to MT6625




Close to ANT GPS xLNA



Same layer as Antenna, 50ohm trace reference to 3rd layer GND(2nd Layer clean)

WB_CTRL0	WB_CTRL0
WB_CTRL1	WB_CTRL1
WB_CTRL2	WB_CTRL2
WB_CTRL3	WB_CTRL3
WB_CTRL4	WB_CTRL4
WB_CTRL5	WB_CTRL5
CONN_SCLK	CONN_SCLK
CONN_DATA	CONN_DATA
CONN_SEN	CONN_SEN
CONN_RSTN	CONN_RSTN



GPS_RX_IP	GPS_RX_IP
GPS_RX_OP	GPS_RX_OP
GPS_RX_CN	GPS_RX_CN
FM_CLK	FM_CLK
FM_DATA	FM_DATA
WB_RX_IP	WB_RX_IP
WB_RX_N	WB_RX_N
WB_RX_OP	WB_RX_OP
WB_RX_CN	WB_RX_CN
WB_TX_IP	WB_TX_IP
WB_TX_N	WB_TX_N
WB_TX_OP	WB_TX_OP
WB_TX_CN	WB_TX_CN
CONN_X0_IN	CONN_X0_IN



Same layer as Antenna, 50ohm trace reference to 3rd layer GND(2nd Layer clean)










Off-Page Connector

(To RF front-end)



Far end Cap. For PMIC stability

Case	MT6169 Control Pin				MT6169 CLK Output				Clock scheme
	XMODE	32K_EN	VDXCO_DIG	EN_26M_BB	CLK_SEL	OUT_32K	XO1	XO2-4	
1	0	0	VIO18	0	0	Off	Off	Off	VTCXO 32K XO
2	0	0		1	1	Off	26M Out	26M Out	32K XO
3	VIO18	0		0	0	Off	Off	Off	26M XO
4		0	1	1	Off	26M Out	26M Out	32K XO	
5	VTCXO28	XOSC_EN_6169	VTCXO28	0	0	On	Off(LFM)	Off	26M XO
6				1	1	On	26M Out	26M Out	32K Less



SP6T

DRX Car Kit






Table 4. SKY13415-485LF Control Logic

Control Pins			Switched RF Outputs						
V1 (Pin 7)	V2 (Pin 6)	V3 (Pin 5)	RF1 (Pin 3)	RF2 (Pin 9)	RF3 (Pin 2)	RF4 (Pin 10)	RF5 (Pin 11)	50 Ω	
0	0	0	Insertion Loss	Isolation	Isolation	Isolation	Isolation	Isolation	
0	0	1	Isolation	Insertion Loss	Isolation	Isolation	Isolation	Isolation	
0	1	0	Isolation	Isolation	Insertion Loss	Isolation	Isolation	Isolation	
0	1	1	Isolation	Isolation	Isolation	Insertion Loss	Isolation	Isolation	
1	0	0	Isolation	Isolation	Isolation	Isolation	Insertion Loss	Isolation	
1	0	1	Isolation	Isolation	Isolation	Isolation	Isolation	50 Ω	
1	1	0	Isolation	Isolation	Insertion Loss	Isolation	Insertion Loss	Isolation	
1	1	1	Shutdown mode						Isolation


B2 DRX




B28/B20/B17/B13 DRX




B3 DRX




B7 DRX





B1 DRX




B5 DRX




B8 DRX



LTE Antenna




Antenna Tuner




- [Optional] Please Note That:
1. MT6735 can support GPIO Switch for antenna design, and it is optional function. Please decide to use it or not by each project consideration.
 2. Please modify matching topology or GPIO Switch components position for different antenna concepts.
 3. Please fine ANT design guideline for details.


C2K/RxD Antenna



SIM1 & SIM2 & TFLASH



MSDC1_DAT[3:0] >> MSDC1_DAT2, MSDC1_DAT3, MSDC1_DAT0, MSDC1_DAT1 >> MSDC1_CLK, MSDC1_DAT0, MSDC1_CLK, MSDC1_DAT2



Power Key / Key Pad

DO NOT put pull-up resistor on PWRKEY


Long press to shutdown (Force shutdown PMIC)	R6508	R6509	R6510
PWRKEY + HOMEKEY (default setting)	ON	NC	NC
PWERKEY only (setting by register)	NC	ON	NC

UP: COL0+ROW0
DOWN: COL1+ROW0

Schematic design notice of "65_PERI_Dual_SIM_ICUSB_KEYPAD" page.

Note 65-1: DO NOT put pull-up resistor on PWRKEY

Note 65-2: Volume Up : KPROW0/KPCOLO
Volume Down : KPROW0/KPCOL1



Regulator	Output Voltage Range[V]	Output Current[ma]	Input Decoupling Cap	Output Decoupling	Note
VPROG	0.6*1.31	5000	>2.2uF	0.33uH+47uF*2+22uF	≥125mil
VCORE	0.6*1.31	3500	>2.2uF	0.47uH+47uF*2	≥88mil
VLTE	0.6*1.31	2800	>2.2uF	0.47uH+22uF*3	≥63mil
VSYS	2	1900	>2.2uF	0.47uH+22uF+10uF	≥48mil
VPA	0.5*3.4	600	>4.7uF	2.2uH+2.2uF+2.2uF	≥90mil
VTCXO_0	1.24/1.39/1.54	1000		9.4uF*10uF	L/W=1500mil/25mil
VTCXO_1	2.8	40		1uF*3uF	L/W=2800mil/6mil
VTCXO_2	2.8	40		1uF*3uF	L/W=2800mil/6mil
VRF18_0	1.825	350		2.2uF*3.3uF	L/W=2800mil/10mil
VRF18_1	1.2/1.3/1.5/1.825	300		2.2uF*3.3uF	L/W=2800mil/10mil
VSIM1	1.7/1.8/1.86/2.76/3.0/3.1	50		1uF*3uF	L/W=2800mil/6mil
VSIM2	1.7/1.8/1.86/2.76/3.0/3.1	50		1uF*3uF	L/W=2800mil/6mil
VCN18	1.8	150		1uF*3uF	L/W=2800mil/10mil
VCN28	2.8	40		1uF*3uF	L/W=2800mil/6mil
VCN33	3.0/3.1/3.2/3.3/3.4/3.5/3.6	350		4.7uF*5uF	L/W=2800mil/12mil
VC18	1.8	600		2.2uF*14uF	L/W=2800mil/20mil
VU833	3.3	20		1uF*3uF	L/W=2800mil/6mil
VID28	2.8	200		2.2uF*6.6uF	L/W=2800mil/10mil
VEFUSE	1.8/1.9/2.0/2.1/2.2	200		1uF*3uF	L/W=2800mil/10mil
VMC	1.8/2.9/3.0/3.3	200		1uF*4.7uF	L/W=2800mil/10mil
VMCH	2.9/3.0/3.3	800		4.7uF*7uF	L/W=2800mil/20mil
VEMC_3V3	2.9/3.0/3.3	400		4.7uF*7uF	L/W=2800mil/12mil
VCAMA	1.5/1.8/2.5/2.8	200		2uF*3.3uF	L/W=2800mil/10mil
VCANAF	1.2/1.3/1.5/1.8/2.0/2.8/3.0/3.3	200		2uF*3.3uF	L/W=2800mil/10mil
VCAMD	0.9/1.0/1.1/1.2/1.3/1.5	500		4.4uF*13.2uF	L/W=2800mil/16mil
VCAMIO	1.2/1.3/1.5/1.8	200		1uF*3uF	L/W=2800mil/10mil
VGP1	1.2/1.3/1.5/1.8/2.5/2.8/3.0/3.3	200		1uF*3uF	L/W=2800mil/10mil
VSRAM	0.6*1.31	400		4.7uF*7uF	L/W=2800mil/12mil
VIBR	1.2/1.3/1.5/1.8/2.0/2.8/3.0/3.3	100		1uF*3uF	L/W=2800mil/10mil
VUAUX18	1.8	40		1uF*3uF	L/W=2800mil/6mil
VUAUX28	2.8	40		1uF*3uF	L/W=2800mil/6mil
DVDD18_DIG	1.8	20		1uF	L/W=800mil/4mil
VRTC	2.8	2		0.1uF	L/W=800mil/4mil


1. VBAT, BAT, and VBAT_SNS should connect to the traditional GND plane, then to GND plane.
 2. VBAT_SNS should connect to the traditional GND plane, then to GND plane.
 3. VBAT_SNS should connect to the traditional GND plane, then to GND plane.
 4. VBAT_SNS should connect to the traditional GND plane, then to GND plane.
 5. Please refer to latest MMD design.

Audio



C2027/ C2038/ C2058 flying cap & holding cap :
 4.7uF for 16ohm receiver
 2.2uF for 32ohm receiver



To improve noise level, connect to audio jack first, and then connect to GND




4G PA Input need LPF for harmonic reject

RFMD and Murata have pin to pin products. Please check latest spf and matching accordingly

LPF for more margin on tx spurious



Thermistor / To sense board level temperature



PCB	Note
AUX_IN1_NTC	RF PA Close to LTE PA or follow thermal design

Power Net Connection

5 4 3 2 1