

REVISIONS			
REV	ECN	DATE	CHECKED

SEE CPI MRP DATABASE FOR CHANGE HISTORY AFTER INITIAL DESIGN RELEASE

Crane Payment Innovations Vending Machine Services Engineering	
Title:	
Alliance Family "Irene" Processor Board Architecture	
Drawn By:	
Checked:	
Project Engineer: Tony Radice	
Size: B	File:
Scale: (none)	Sheet: ___ of ___ Rev: 1

**NOTICE OF CONFIDENTIALITY:**  
This document and the information contained in it are confidential and are the property of Crane Payment Innovations. They may not in any way be disclosed copied or used by anyone except as expressly authorized by same. This document should always be kept in a secure place and should be destroyed or returned to CPI when it is no longer needed.

APPLICABLE REV:	ALLIANCE PROGRAM, iMX6ULL IMPLEMENTATION	REV:	C
SHEET:	Hardware Design Document	PAGE:	1
<b>cpi</b> CRANE PAYMENT INNOVATIONS			
322 Phoenixville Pike, Phoenixville, PA 19381 Tel: (610) 430-2800 Fax: (610) 430-2894			
TITLE : Advanced Feature Telemeter (AFT) Hardware Design Document Alliance Program, iMX6ULL Implementation			
NUMBER : 300008362C			
ISSUE : G1			
ECN : N/A			
DATE : 12 September 2018			
AUTHORS : Tony Radice/ Michael Perreca			

**COPYRIGHT © 2018 CPI**  
The information contained herein is the property of Crane Payment Innovations © CPI and is not to be disclosed or used without the prior written permission of CPI. This copyright extends to all the media in which this information may be preserved including flash, magnetic or optical storage, punched card, paper tape, computer printout or visual display.

LAST REVISED  
DATE: 9/12/2018  
TIME: 3:18:19 PM

MECHANICAL PARTS



<b>NOTICE OF CONFIDENTIALITY:</b> THIS DOCUMENT AND THE INFORMATION CONTAINED IN IT ARE CONFIDENTIAL AND ARE THE PROPERTY OF CPI. THEY MAY NOT IN ANY WAY BE DISCLOSED COPIED OR USED BY ANYONE EXCEPT AS EXPRESSLY AUTHORIZED BY CPI. THE DOCUMENT SHOULD ALWAYS BE KEPT IN A SECURE PLACE, AND SHOULD BE DESTROYED OR RETURNED TO CPI WHEN IT IS NO LONGER NEEDED.		THIS DRAWING REPLACES:	
DO NOT MEASURE OFF THIS PRINT		REFERENCE PART NO.:	
INITIAL END PRODUCT: Alliance		DRAWN: Mike Perreca	DATE: -
		CHECKED: Tony Radice	DATE: -
		PROJECT ENGINEER: Tony Radice	DATE: -

<b>cpi</b> CRANE PAYMENT INNOVATIONS		WWW.CRANEPI.COM	
TITLE Alliance Control PCB			
SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO.: 300008362C
SCALE: 1/1		VOLUME: (CUBIC MM)	REV: G1
		SHEET 1 OF 16	

Revision History:

R1	11/2016	Initial Development - Project Alliance, Variant "Irene" developed from "Amy"	tr
Y2	8/2017	Added capacitors for EMI Mitigation	tr

REVISIONS			
REV	ECN	DATE	CHECKED

- PC Board Stackup
- 1 - S1 - (TOP) "Component" Layer; Signal 1
  - 2 - G1 - Ground Reference Layer;
  - 3 - S2 - Signal Layer
  - 4 - P1 - Power Layer; (Floods Only)
  - 5 - P2 - Power Layer; (Floods Only)
  - 6 - S3 - Signal Layer
  - 7 - G2 - Ground Reference Layer
  - 8 - S4 - (BOTTOM) Signal Layer

- Notes:
- 1: NO signal traces permitted on layers G1 or G2
  - 2: High Speed trace Requirements:
    - a) Not Permitted on G1, G2, P1 or P2
    - b) Should be predominantly run on S1/S2 pair OR S3/S4 pair.
    - c) If transition between S1/S2 pair and S3/S4 pair must have a via connecting G1 and G2 no greater than 100 mils away from transition via.
  - 3: Connections to ground (bypass caps) should minimize inductance.
    - ie: Use largest trace width b/t pad & via practical.
  - 4: Board should predominantly use RF Design Rules, especially in Processor / Memory region.
  - 5: Gate drives for FETs should be run with floods, not traces.
  - 6: Nets with prefix "V" should be run with floods, not traces.
  - 7: Many Testpoints have the reference designator (TP) NOT Visible. They may be toggled to visible as required. This is done to reduce schematic clutter.

Variant Table

BOM	Processor	SW Structure	Cellular Radio	U10	Antenna Configuration	
111556741C	Irene	i.MX6ULL	Linux / App	Telit LE-910	218505030C	2 x FAKRA
11155XXXXC	Julie	i.MX6ULL	Linux / App	Telit HE-910	218506021C	1 x SMA
	Krista	i.MX6ULL	Linux / App	Gemalto ELS-31		2 x FAKRA (?)

NXP Semiconductor, Inc.  
User's Guide

Document Number: RM6ULLHDDG  
Rev. 0, 08/2016

Hardware Development Guide for the i.MX 6ULL Applications Processor

1 About This Book

1.1 Overview

This document's purpose is to help hardware engineers design and test their i.MX 6ULL processor-based designs. It provides information on board layout recommendations, and design checklists to ensure first-pass success and avoidance of board bring-up problems. It also provides information on board-level testing and simulation such as using BSDL for board-level testing, using the BRS model for electrical integrity simulation and more.

Engineers are expected to have a working understanding of board layout and terminology, BRS modeling, BSDL writing and common board hardware terminology.

This guide is released along with relevant device-specific hardware documentation such as data sheets, reference manuals and application notes available on [www.nxp.com](http://www.nxp.com).

1 About This Book	1
1.1 Overview	1
1.1.1 Board Bring-Up	1
1.1.2 Board Test	1
1.1.3 Board Simulation	1
1.1.4 Board Layout	1
1.1.5 Board Test	1
1.1.6 Board Simulation	1
1.1.7 Board Layout	1
1.1.8 Board Test	1
1.1.9 Board Simulation	1
1.1.10 Board Layout	1
1.1.11 Board Test	1
1.1.12 Board Simulation	1
1.1.13 Board Layout	1
1.1.14 Board Test	1
1.1.15 Board Simulation	1
1.1.16 Board Layout	1
1.1.17 Board Test	1
1.1.18 Board Simulation	1
1.1.19 Board Layout	1
1.1.20 Board Test	1
1.1.21 Board Simulation	1
1.1.22 Board Layout	1
1.1.23 Board Test	1
1.1.24 Board Simulation	1
1.1.25 Board Layout	1
1.1.26 Board Test	1
1.1.27 Board Simulation	1
1.1.28 Board Layout	1
1.1.29 Board Test	1
1.1.30 Board Simulation	1
1.1.31 Board Layout	1
1.1.32 Board Test	1
1.1.33 Board Simulation	1
1.1.34 Board Layout	1
1.1.35 Board Test	1
1.1.36 Board Simulation	1
1.1.37 Board Layout	1
1.1.38 Board Test	1
1.1.39 Board Simulation	1
1.1.40 Board Layout	1
1.1.41 Board Test	1
1.1.42 Board Simulation	1
1.1.43 Board Layout	1
1.1.44 Board Test	1
1.1.45 Board Simulation	1
1.1.46 Board Layout	1
1.1.47 Board Test	1
1.1.48 Board Simulation	1
1.1.49 Board Layout	1
1.1.50 Board Test	1
1.1.51 Board Simulation	1
1.1.52 Board Layout	1
1.1.53 Board Test	1
1.1.54 Board Simulation	1
1.1.55 Board Layout	1
1.1.56 Board Test	1
1.1.57 Board Simulation	1
1.1.58 Board Layout	1
1.1.59 Board Test	1
1.1.60 Board Simulation	1
1.1.61 Board Layout	1
1.1.62 Board Test	1
1.1.63 Board Simulation	1
1.1.64 Board Layout	1
1.1.65 Board Test	1
1.1.66 Board Simulation	1
1.1.67 Board Layout	1
1.1.68 Board Test	1
1.1.69 Board Simulation	1
1.1.70 Board Layout	1
1.1.71 Board Test	1
1.1.72 Board Simulation	1
1.1.73 Board Layout	1
1.1.74 Board Test	1
1.1.75 Board Simulation	1
1.1.76 Board Layout	1
1.1.77 Board Test	1
1.1.78 Board Simulation	1
1.1.79 Board Layout	1
1.1.80 Board Test	1
1.1.81 Board Simulation	1
1.1.82 Board Layout	1
1.1.83 Board Test	1
1.1.84 Board Simulation	1
1.1.85 Board Layout	1
1.1.86 Board Test	1
1.1.87 Board Simulation	1
1.1.88 Board Layout	1
1.1.89 Board Test	1
1.1.90 Board Simulation	1
1.1.91 Board Layout	1
1.1.92 Board Test	1
1.1.93 Board Simulation	1
1.1.94 Board Layout	1
1.1.95 Board Test	1
1.1.96 Board Simulation	1
1.1.97 Board Layout	1
1.1.98 Board Test	1
1.1.99 Board Simulation	1
1.1.100 Board Layout	1

www.CRANEPI.COM

TITLE: Alliance Control PCB Variant Table

SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO: 300008362C	REV: G1
---------	--------------------	------------	--------------------	---------




SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 2 OF 16

16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

Power Supply Manifest		Voltage			Current (mA)	
		Min	Typ	Max	Reqd	Design
V5P0						
V3P8	Cellular Modem Supply				2000	2000
V3P3_SNVS	SNVS Supply				0.5	50
V3P3_VDD_HIGH	VDD_HIGH Supply				200	350
V3P3	GPIO				2000	2000
V3P3_AUX	Auxiliary Supply				0	1000
V1P35	DDR3L Supply					1000
V1P3	Core supply				500	1000

Design Rules:  
 1. All "V" Prefix nets biased toward layers 4 & 5  
 2. All nets on layers 4 & 5 intended to be routed by floods rather than trace.  
 3. Please make V5P0 a FLOOD.

REVISIONS			
REV	ECN	DATE	CHECKED



NOTES:  
 - Switcher Frequency: 2.25 MHz  
 - OUT5-13 are LDOs  
 - REG6, REG8, REG9, REG10, REG11, and REG12 are unused and disabled. They can be enabled through I2C for future purposes  
 - U12 is a custom programmed part for CPI, please see HDD for sequencing and design information

C141, C134, C135, C133, C136, C137, C138, C139, C140  
 GND GND GND GND GND GND GND GND GND  
 C133-C141 are all 2.2uF, 25V;  
 P/N: 214566023C  
 Place all caps as close to their pins on U12 as possible

**cpi** CRANE PAYMENT INNOVATIONS  
 WWW.CRANEPI.COM

TITLE: Alliance Control PCB Power Supply

SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO: 300008362C	REV: G1
---------	--------------------	------------	--------------------	---------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 3 OF 16

16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1


16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

H  
G  
F  
E  
D  
C  
B  
A


REVISIONS			
REV	ECN	DATE	CHECKED

H  
G  
F  
E  
D  
C  
B  
A

16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1


 <b>CRANE PAYMENT INNOVATIONS</b>		WWW.CRANEPI.COM	
<b>TITLE</b> Alliance Control PCB Page Intentionally blank			
<b>SIZE</b>	<b>DESIGN CENTER</b>	<b>DOC CL</b>	<b>DWG NO.</b>
C	MVN	CD	300008362C
<b>SCALE:</b> 1/1		<b>VOLUME:</b>	<b>REV</b>
		(CUBIC MM)	G1
			<b>SHEET 4 OF 16</b>

REVISIONS			
REV	ECN	DATE	CHECKED



Please Place R93 as close to DDR Device (U5) as possible.


Signals Not Used:  
MMAI15  
MMCS1  
MMODT1  
MMCKE1



Please refer to Hardware Design Guide, Checklist 2.1, Table 4 - DDR recommendations and sections 3.3 through 3.6 for Layout Guidance.

CRITICAL NOTE:  
NO ADDITIONAL TESTPOINTS ARE AUTHORIZED ON THIS PAGE.

		CRANE PAYMENT INNOVATIONS WWW.CRANEPI.COM	
TITLE Alliance Control PCB DDR3 Subsystem			
SIZE	DESIGN CENTER	DOC CL	DWG NO.
C	MVN	CD	300008362C
SCALE: 1/1		VOLUME:	SHEET 5 OF 16



Note on eMMC Frequency Content:  
 1) Max Clock Frequency: 52 MHz  
 2) Rise / Fall time(s): 3 nS MAX (335MHz)

Extra ports to NC Pins for Routing Purposes.

Extra pins are utilized to allow fine pitch routing - traces are allowed to touch NC pads in order to reach pads closer to core of device. Methodology is suggested by IC manufacturer.

Design Intent:  
 IF Ethernet External adapter to be used:  
 GPIO1\_21 to be used for Ethernet Reset  
 GPIO1\_23 is unallocated


REVISIONS			
REV	ECN	DATE	CHECKED

		CRANE PAYMENT INNOVATIONS		WWW.CRANEPI.COM
TITLE Alliance Control PCB eMMC & EtherNet				
SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
SCALE: 1/1		VOLUME: (CUBIC MM)		SHEET 6 OF 16

REVISIONS			
REV	ECN	DATE	CHECKED


USB Channel 0 to OTG Connector  
 USB Channel 1 to Cellular Radio

### USB Current Limited Switch




USB0\_CHD Pin OK to leave NC  
 Design Checklist iMX6ULHDG Table 18


		CRANE PAYMENT INNOVATIONS		WWW.CRANEPI.COM
TITLE Alliance Control PCB USB Subsystem				
SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
SCALE: 1/1		VOLUME: (CUBIC MM)		SHEET 7 OF 16



J1  
214605213C  
MTSW-112-07-T-T-295



J2  
MTSW-108-07-T-T-295  
214604222C



UART Assignments		Notes
0	MDB Comms	Isolated comm to VMC
1	DEX	
2	Bezel	
3	Service Tool	
4	Terminal (Monitor)	Aux Serial Channel for Cell Modem
5	MDB Monitor	RX Only
6	Bluetooth Serial	

REVISIONS			
REV	ECN	DATE	CHECKED

Please see Connection Map  
Connector Numbering Rule:

Column	J1	J2
A	1 - 12	1 - 8
B	13 - 24	9 - 16
C	25 - 36	17 - 24

Signal	Description	D	Lvl	Signal	Description	D	Lvl
VSP0	Power to Module	1	5	HMIO1	HMI Inputs (to GPIO)	1	3
V3P3	Interface Signal Lvl	0	3	HMIO2	HMI Outputs (LED PWM)	0	3
I2CCLK	I2C Interface Clk	0	3	BTSDCLK	Bluetooth Programming	0	3
I2CDat	I2C Interface Data	8	3	BTSDAT	Bluetooth Programming	8	3
UA1RX	MDB - VMC OUTPUT	1	3	BTRST	Bluetooth Reset	0	3
UA1TX	MDB - VMC INPUT	0	3	CANTX	CAN Adapter TX Data	0	3
UA2RX	DEX UART	3	3	CANRX	CAN Adapter RX Data	1	3
UA3RX	Bezel UART	3	3	CANSBY	CAN Standby Status	0	3
UA4RX	Service Part UART	3	3	UA7RX	Bluetooth Comm	1	3
UA5RX	Utility Part UART	3	3	(PWM1)	Reserved	1	3
UA6RX	MDB Monitor - VMC Input	1	3				
BPEN	Bezel Power Enable	0	3				
DEXCEN	DEX Com Enable	0	3				
DEXCTS	DEX Com Trn/Slave	0	3				
VDPE	Video Display Power En.	0	3				
VDCD	Video Display Comm Dr.	0	3				
SPICLK	Ser Per Intfc Clock	0	3				
SPICS0	Ser Per Intfc Master Out	0	3				
SPIMISO	Ser Per Intfc Master In	1	3				
SPICS1	Ser Per Intfc Slave Out	0	3				
(PwrEn)	Pin selected to enable PE						

**CRANE PAYMENT INNOVATIONS**  
WWW.CRANEPI.COM

TITLE: Alliance Control PCB Serial Interfaces I

SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO.: 300008362C	REV: G1
---------	--------------------	------------	---------------------	---------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 8 OF 16

FOR CELL MODEMS WITH ONLY UART CAPABILITY  
1) Depopulate R<sub>22</sub> and R<sub>23</sub>  
2) Populate R<sub>20</sub> and R<sub>21</sub>  
UART 4 is now redirected to Cell Radio

IF UART IS REMOVED FROM INTERFACE  
GPIO lines may be utilized by populating R<sub>22</sub> and R<sub>23</sub>




16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

REVISIONS			
REV	ECN	DATE	CHECKED


H  
G  
F  
E  
D  
C  
B  
A

BootConfig	Port Mapping
BOOTCFG01	BOOT_CFG1101
BOOTCFG11	BOOT_CFG1111
BOOTCFG21	BOOT_CFG1121
BOOTCFG31	BOOT_CFG1131
BOOTCFG41	BOOT_CFG1141
BOOTCFG51	BOOT_CFG1151
BOOTCFG61	BOOT_CFG1161
BOOTCFG71	BOOT_CFG1171
BOOTCFG81	BOOT_CFG2101
BOOTCFG91	BOOT_CFG2111
BOOTCFG101	BOOT_CFG2121
BOOTCFG111	BOOT_CFG2131
BOOTCFG121	BOOT_CFG2141
BOOTCFG131	BOOT_CFG2151
BOOTCFG141	BOOT_CFG2161
BOOTCFG151	BOOT_CFG2171
BOOTCFG161	BOOT_CFG4101
BOOTCFG171	BOOT_CFG4111
BOOTCFG181	BOOT_CFG4121
BOOTCFG191	BOOT_CFG4131
BOOTCFG201	BOOT_CFG4141
BOOTCFG211	BOOT_CFG4151
BOOTCFG221	BOOT_CFG4161
BOOTCFG231	BOOT_CFG4171



PROCESSOR

Notes:  
Select SD1 for Boot Mode



**cop** CRANE PAYMENT INNOVATIONS WWW.CRANEPI.COM



TITLE Alliance Control PCB  
LCD Interface / Boot Mode

SIZE	DESIGN CENTER	DOC CL	DWG NO.	REV
C	MVN	CD	300008362C	G1

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 9 OF 16



16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

REVISIONS			
REV	ECN	DATE	CHECKED



Recommendation - IMX6ULHDG Table 11, #7

Testpoints are NOT authorized on the nodes containing the following endpoints:  
 U1.T17 U1.T11 Y3.3  
 U1.T16 U1.U11




**cop** CRANE PAYMENT INNOVATIONS  
 WWW.CRANEPI.COM

TITLE: Alliance Control PCB Support / Security


SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO: 300008362C	REV: G1
---------	--------------------	------------	--------------------	---------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 10 OF 16

REVISIONS			
REV	ECN	DATE	CHECKED



Note: Set GPIOs for DIAG\_MODE and USER\_SEL to INTERNAL PULLUP.



Proc ID	Pin #	Signal Name	Purpose	Notes
GPIO1_0	K13	USB0ID	USB OTG Port ID	Bootable Port
GPIO1_1	L15	BTSCLK	Bluetooth Interface two wire clock	
GPIO1_2	L14	BTSSDAT	Bluetooth Interface Data Port	
GPIO1_3	L17	STSAFE_RESET	STSafe Reset Line Active Low	
GPIO1_4	M16	GPIO1_4	Interboard - Optional for GPIO, PWM or ADC, Interface J2 Pin B4	
GPIO1_6	K17	HMI01	HMI Input 1	
GPIO1_7	L16	HMI02	HMI Input 2	
GPIO1_8	N17	GPIO1_8	InterBoard - Optional for GPIO, PWM or ADC, Interface J2 Pin B8	
GPIO1_9	M15	HMI03	HMI Input 3	
GPIO1_18	K15	BTRST	Bluetooth Interface Reset	
GPIO1_19	J14	GPIO1_19	If populated use for diagnostic LED	
GPIO1_20	J17	USER_SEL	User (programming) test switch - generally unallocated	
GPIO1_21	J16	GPIO1_21	Reserved for Ethernet Adapter: ENET_RESET	
GPIO1_23	H14	GPIO1_23	Reserved for Ethernet Adapter: (Unallocated)	
GPIO1_26	H15	CANTX	CAN Interface Data Output	
GPIO1_27	G14	CANRX	CAN Interface Data Input	
GPIO1_30	F17	GPIO1_30	If populated use for diagnostic LED	
GPIO1_31	G13	DIAG_MODE	Diagnostic Mode when Grounded	
GPIO2_2	E16	VDPE	Video Display Power Enable	
GPIO2_15	D16	VDCD	Video Display Communications Direction	
GPIO3_1	B8	DEXCEN	DEX Communications Enable	
GPIO3_4	E9	DEXTS	DEX Tri-State Control	
GPIO4_0	D8	BPEN	Bezel Power Enable	
GPIO4_1	C8	CR_ONOFF	Cellular Radio On Off	
GPIO4_2	D7	CR_RESET	Cellular Radio Emergency Reset	
GPIO4_4	A7	SPI4_CS2	SPI Reserved CS	
GPIO4_5	D6	SPI_CS3	Processor Board Bluetooth SPI Enable	
GPIO4_8	A6	GPIO4_8	Bluetooth Adapter GPIO Port B Bit 3	
GPIO4_10	B4	HMI01	HMI Output 1	
GPIO4_11	D5	HMI02	HMI Output 2	
GPIO4_16	E6	HMI03	HMI Output 3	
GPIO4_23	E2	CANSBY	CAN Interface Standby Signal	
GPIO4_24	E1	CMPE	Cell Modem Power Enable (Pull down by default!)	
GPIO4_25	D4	GPIO4_25	Alternate signal for UART4 RXD Interface Pin	
GPIO4_26	D3	GPIO4_26	Alternate signal for UART4 TXD Interface Pin	
GPIO4_28	D1	USBVEN0	USB 5V Out Enable	

Notes:  
1) Please place pullup / pulldown at target location for GPIO.

www.CRANEPI.COM

**CRANE PAYMENT INNOVATIONS**

TITLE: Alliance Control PCB  
GPIO Definition

SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO: 300008362C	REV: G1
---------	--------------------	------------	--------------------	---------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 11 OF 16


REVISIONS			
REV	ECN	DATE	CHECKED


Keep nets ANTx as short as possible. Must be 50 Ohms. NO VIAS - NO TESTPOINTS

The USBP and USBN Nets Are to be routed 90 Ohm Differential Drive

NOTE: When DIR Grounded, dir is from B to A

Please place capacitor as close as practicable to pin, even on opposite side of board. Please minimize inductance to pads.





**CRANE PAYMENT INNOVATIONS**  
 WWW.CRANEPI.COM

TITLE: Alliance Control PCB Cellular Radio Module

SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO: 300008362C	REV: G1
---------	--------------------	------------	--------------------	---------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 12 OF 16


REVISIONS			
REV	ECN	DATE	CHECKED



Testpoints are NOT authorized on the nodes containing the following endpoints:  
 U1115 U1119 U1122 T1.1 T1.4  
 U1116 U1120 U1123 T1.3 A1.1

Notes:  
 1) Harmonic Trap

Bluetooth Subsystem is Do No Populate!  
 If populated, All visible DNP's are valid  
 Please see HDD for clarification


**CRANE PAYMENT INNOVATIONS**  
 WWW.CRANEPI.COM

TITLE Alliance Control PCB Bluetooth Low Energy Interface


SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
--------	-------------------	-----------	--------------------	--------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 13 OF 16

REVISIONS			
REV	ECN	DATE	CHECKED

U1  
IMX6ULL Y1  
214642849C

U5  
W632GU6MB-12I  
214643818C




Please keep these three components as physically close to pin H1 on the DDR as practical.

PROCESSOR

DDR3

U4  
MTFC4GACA JCN-4M IT  
214644642C



Note: Micron Documentation: VDDIM is an internal voltage node. Do not tie to Voltage or Ground. (7/6/16 tr)

Note: According to NXP Documentation, NVCC\_PLL is an OUTPUT to capacitors, it is internally regulated and distributed in the uP IC. (7/6/16 tr)

www.CRANEPI.COM



**cp** CRANE PAYMENT INNOVATIONS


TITLE Alliance Control PCB Power Blocks

SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO: 300008362C	REV: G1
---------	--------------------	------------	--------------------	---------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 14 OF 16

REVISIONS			
REV	ECN	DATE	CHECKED




**CRANE PAYMENT INNOVATIONS**  
 WWW.CRANEPI.COM

TITLE: Alliance Control PCB Ground Blocks





SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO.: 300008362C	REV: G1
---------	--------------------	------------	---------------------	---------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 15 OF 16

REVISIONS			
REV	ECN	DATE	CHECKED

16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

H G F E D C B A



**cop** CRANE PAYMENT INNOVATIONS  
WWW.CRANEPI.COM

TITLE: Alliance Control PCB  
No Connect Devices

SIZE: C	DESIGN CENTER: MVN	DOC CL: CD	DWG NO.: 300008362C	REV: G1
---------	--------------------	------------	---------------------	---------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 16 OF 16

16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

H G F E D C B A