

Cinterion® ALAS66A

Hardware Interface Description

Version: 01.000b

Docld: ALAS66A_HID_v01.000b



Document Name: Cinterion® ALAS66A Hardware Interface Description

Version: **01.000b**

Date: **2019-02-06**

Docld: ALAS66A_HID_v01.000b

Status Confidential / Preliminary

GENERAL NOTE

THE USE OF THE PRODUCT INCLUDING THE SOFTWARE AND DOCUMENTATION (THE "PRODUCT") IS SUBJECT TO THE RELEASE NOTE PROVIDED TOGETHER WITH PRODUCT. IN ANY EVENT THE PROVISIONS OF THE RELEASE NOTE SHALL PREVAIL. THIS DOCUMENT CONTAINS INFORMATION ON GEMALTO M2M PRODUCTS. THE SPECIFICATIONS IN THIS DOCUMENT ARE SUBJECT TO CHANGE AT GEMALTO M2M'S DISCRETION. GEMALTO M2M GMBH GRANTS A NON-EXCLUSIVE RIGHT TO USE THE PRODUCT. THE RECIPIENT SHALL NOT TRANSFER, COPY, MODIFY, TRANSLATE, REVERSE ENGINEER, CREATE DERIVATIVE WORKS; DISASSEMBLE OR DECOMPILE THE PRODUCT OR OTHERWISE USE THE PRODUCT EXCEPT AS SPECIFICALLY AUTHORIZED. THE PRODUCT AND THIS DOCUMENT ARE PROVIDED ON AN "AS IS" BASIS ONLY AND MAY CONTAIN DEFICIENCIES OR INADEQUACIES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, GEMALTO M2M GMBH DISCLAIMS ALL WARRANTIES AND LIABILITIES. THE RECIPIENT UNDERTAKES FOR AN UNLIMITED PERIOD OF TIME TO OBSERVE SECRECY REGARDING ANY INFORMATION AND DATA PROVIDED TO HIM IN THE CONTEXT OF THE DELIVERY OF THE PRODUCT. THIS GENERAL NOTE SHALL BE GOVERNED AND CONSTRUED ACCORDING TO GERMAN LAW.

Copyright

Transmittal, reproduction, dissemination and/or editing of this document as well as utilization of its contents and communication thereof to others without express authorization are prohibited. Offenders will be held liable for payment of damages. All rights created by patent grant or registration of a utility model or design patent are reserved.

Copyright © 2019, Gemalto M2M GmbH, a Gemalto Company

Trademark Notice

Gemalto, the Gemalto logo, are trademarks and service marks of Gemalto and are registered in certain countries. Microsoft and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. All other registered trademarks or trademarks mentioned in this document are property of their respective owners.

Contents

1	Intro	oduction				
	1.1	Produc	t Variants		8	
	1.2	Key Fe	atures at	a Glance	9	
		1.2.1				
		1.2.2 Supported CA Configurations				
	1.3	•		V		
	1.4	Circuit	Concept		19	
2	Inter	erface Characteristics				
	2.1	Applica	ation Interf	ace	20	
		2.1.1	Pad Assi	ignment	20	
		2.1.2	Signal P	roperties	24	
			2.1.2.1	Absolute Maximum Ratings		
		2.1.3	USB Inte	erface	32	
		2.1.4	Serial Int	terface ASC0	33	
		2.1.5	Serial Int	terface ASC1	34	
		2.1.6		ace		
		2.1.7	UICC/SII	M/USIM Interface	36	
			2.1.7.1	Enhanced ESD Protection for SIM Interfaces	38	
		2.1.8	Digital A	udio Interface	39	
			2.1.8.1	Inter IC Sound Interface (I ² S)	39	
		2.1.9	Analog-to	o-Digital Converter (ADC)	40	
		2.1.10	RTC Bac	ckup	40	
		2.1.11	GPIO Int	erface	40	
			2.1.11.1	External Antenna Switch Interface	41	
		2.1.12	Control S	Signals	42	
			2.1.12.1	PWR_IND Signal	42	
			2.1.12.2	Heartbeat Signal	42	
		2.1.13	JTAG Int	erface	42	
		2.1.14	eMMC Ir	nterface	43	
			2.1.14.1	eMMC Power Supply	43	
	2.2	GSM/L	JMTS/LTE	Antenna Interface	44	
		2.2.1	Antenna	Interface Specifications	45	
		2.2.2	Antenna	Installation	50	
		2.2.3	RF Line	Routing Design	51	
			2.2.3.1	Line Arrangement Instructions	51	
			2.2.3.2	Routing Examples	53	
		2.2.4	RF Anter	nna Diagnostic	54	
	2.3	GNSS	Antenna I	nterface	57	
		2.3.1	GNSS A	ntenna Diagnostic	58	
	2.4	Sample		on		
		2.4.1	Prevent I	Back Powering	60	
		2.4.2	Sample I	Level Conversion Circuit	61	
		2.4.3	Sample (Circuit for Antenna Detection	62	

3	GNSS Interface					
	3.1	GNSS	Interface C	Characteristics	66	
4	Oper	ating Cl	haracterist	ics	67	
	4.1	Opera	ting Modes		67	
	4.2	Power	Up/Power	Down Scenarios	68	
		4.2.1	Turn on A	ALAS66A	68	
		4.2.2	Signal St	ates after First Startup	69	
		4.2.3	-	or Restart ALAS66A		
			4.2.3.1	Switch off ALAS66A Using Shutdown Command	72	
			4.2.3.2	Restart ALAS66A Using Restart Command	73	
			4.2.3.3	Turn off ALAS66A Using IGT Line	74	
			4.2.3.4	Turn off or Restart ALAS66A in Case of Emergency		
			4.2.3.5	Overall Shutdown Sequence	76	
		4.2.4	Automation	c Shutdown	77	
			4.2.4.1	Thermal Shutdown		
			4.2.4.2	Deferred Shutdown at Extreme Temperature Conditions	79	
			4.2.4.3	Undervoltage Shutdown		
			4.2.4.4	Overvoltage Shutdown		
	4.3	Power	Saving		81	
		4.3.1	_	aving while Attached to GSM Networks		
		4.3.2	Power Sa	aving while Attached to WCDMA Networks	82	
		4.3.3	Power Sa	aving while Attached to LTE Networks	83	
	4.4 Power Supply		-	84		
		4.4.1	Power Su	upply Ratings	85	
		4.4.2	Minimizin	g Power Losses	92	
		4.4.3	Monitorin	g Power Supply by Configuration Setting	92	
	4.5	Opera	ting Tempe	eratures	93	
	4.6	Electro	static Disc	harge	94	
	4.7	Reliab	ility Charac	teristics	94	
5	Mech			s and Mounting		
	5.1			nsions of ALAS66A		
	5.2		ing ALAS66	6A onto the Application Platform	97	
		5.2.1	SMT PCE	3 Assembly		
			5.2.1.1	Land Pattern and Stencil		
			5.2.1.2	Board Level Characterization		
		5.2.2		Sensitivity Level		
		5.2.3	Soldering	Conditions and Temperature		
			5.2.3.1	Reflow Profile		
			5.2.3.2	Maximum Temperature and Duration		
		5.2.4	•	and Mechanical Handling		
			5.2.4.1	Storage Conditions		
			5.2.4.2	Processing Life		
			5.2.4.3	Baking		
			5.2.4.4	Electrostatic Discharge	. 102	

	5.3	Packaging	103	
		5.3.1 Trays		
		5.3.2 Shipping Materials		
		5.3.2.1 Moisture Barrier Bag		
		5.3.2.2 Transportation Boxes		
6	Regi	ulatory and Type Approval Information	106	
	6.1	Directives and Standards	106	
	6.2	SAR requirements specific to portable mobiles	109	
	6.3	Reference Equipment for Type Approval	110	
	6.4	Compliance with FCC Rules and Regulations	111	
7	Document Information			
	7.1	Revision History	113	
	7.2	Related Documents	117	
	7.3	Terms and Abbreviations		
	7.4	Safety Precaution Notes	120	
8	App	endix	121	
	8.1	List of Parts and Accessories	121	

Tables

Table 1:	Supported frequency bands for each ALAS66A variant	13
Table 2:	Supported CA configurations	14
Table 3:	Overview: Pad assignments	21
Table 4:	Signal description	24
Table 5:	Absolute maximum ratings	31
Table 6:	DCE-DTE wiring of ASCO	
Table 7:	Signals of the SIM interface (SMT application interface)	36
Table 8:	Overview of I ² S pin functions	
Table 9:	GPIO lines and possible alternative assignment	40
Table 10:	GPIO lines and fixed alternative assignment	41
Table 11:	Return loss in the active band	44
Table 12:	RF Antenna interface GSM/UMTS/LTE (at operating temperature range) - TBD	45
Table 13:	Possible GPIOx signal states if used for antenna diagnosis	
Table 14:	Assured antenna diagnostic states	
Table 15:	GSM/UMTS/LTE antenna diagnostic decision threshold	
Table 16:	Sample ranges of the GNSS antenna diagnostic measurements and	
	their possible meaning	58
Table 17:	Antenna detection reference circuit - parts list	64
Table 18:	GNSS properties (TBD.)	
Table 19:	Power supply for active GNSS antenna	66
Table 20:	Overview of operating modes	
Table 21:	Signal states	
Table 22:	Board temperature warning and switch off level	
Table 23:	Voltage supply ratings	
Table 24:	Current consumption ratings (to be continued)	
Table 25:	Board temperature	
Table 26:	Electrostatic values	
Table 27:	Reflow temperature recommendations	100
Table 28:	Storage conditions	
Table 29:	Directives	
Table 30:	Standards of North American type approval	106
Table 31:	Standards of European type approval	
Table 32:	Requirements of quality	
Table 33:	Standards of the Ministry of Information Industry of the	
	People's Republic of China	107
Table 34:	Toxic or hazardous substances or elements with defined concentration	
Table 35:	limits Antenna gain limits for FCC	111
Table 35.	List of parts and accessories	
Table 36.	Molex sales contacts (subject to change)	
Table 37.	Hirose sales contacts (subject to change)	122
I ault Jo.	USE SAIES CUITACIS ISUDIECT IO CHAILUE)	122

Figures

Figure 1:	ALAS66A system overview	18
Figure 2:	ALAS66A block diagram	19
Figure 3:	ALAS66A bottom view: Pad assignments	22
Figure 4:	ALAS66A top view: Pad assignments	23
Figure 5:	USB circuit	32
Figure 6:	Serial interface ASC0	33
Figure 7:	Serial interface ASC1	34
Figure 8:	I ² C interface connected to VEXT	35
Figure 9:	First UICC/SIM/USIM interface	37
Figure 10:	SIM interfaces - enhanced ESD protection	38
Figure 11:	I ² S timing (master mode)	
Figure 12:	PWR_IND signal	42
Figure 13:	eMMC power supply	43
Figure 14:	Antenna pads (top view)	50
Figure 15:	Embedded Stripline line arrangement	51
Figure 16:	Micro-Stripline line arrangement samples	52
Figure 17:	Routing to application's RF connector	53
Figure 18:	Routing detail	53
Figure 19:	Resistor measurement used for antenna detection	54
Figure 20:	Basic circuit for antenna detection	55
Figure 21:	Supply voltage for active GNSS antenna	57
Figure 22:	ESD protection for passive GNSS antenna	58
Figure 23:	ALAS66A sample application	60
Figure 24:	Sample level conversion circuits	61
Figure 25:	Antenna detection circuit sample - overview	
Figure 26:	Antenna detection circuit sample - schematic	
Figure 27:	Power-on with IGT	
Figure 28:	Signal states during turn-off procedure	
Figure 29:	Timing of IGT if used as ON/OFF switch	
Figure 30:	Shutdown by EMERG_OFF signal	
Figure 31:	Restart by EMERG_OFF signal	
Figure 32:	Overall shutdown sequence	
Figure 33:	Power saving and paging in GSM networks	
Figure 34:	Power saving and paging in WCDMA networks	
Figure 35:	Power saving and paging in LTE networks	
Figure 36:	Decoupling capacitor(s) for BATT+	
Figure 37:	Power supply limits during transmit burst	
Figure 38:	Board and ambient temperature differences	
Figure 39:	ALAS66A – top and bottom view	
Figure 40:	Dimensions of ALAS66A (all dimensions in mm)	
Figure 41:	Land pattern (top layer)	
Figure 42:	Recommended design for 110 micron thick stencil (top layer)	
Figure 43:	Reflow Profile	
Figure 44:	Shipping tray dimensions	
Figure 45:	Moisture Sensitivity Label	104
Figure 46:	Humidity Indicator Card - HIC	105
Figure 47:	Reference equipment for type approval	110

1 Introduction

This document¹ describes the hardware of the Cinterion[®] ALAS66A products listed in Section 1.1. It helps you quickly retrieve interface specifications, electrical and mechanical details and information on the requirements to be considered for integrating further components.

1.1 Product Variants

This document applies to the following Gemalto M2M modules:

- Cinterion[®] ALAS66A-W
- Cinterion[®] ALAS66A-CN
- Cinterion® ALAS66A-E
- Cinterion® ALAS66A-US
- Cinterion® ALAS66A-J
- Cinterion[®] ALAS66A-K

Where necessary a note is made to differentiate between the various product variants and releases.

^{1.} The document is effective only if listed in the appropriate Release Notes as part of the technical documentation delivered with your Gemalto M2M product.

1.2 Key Features at a Glance

Feature	Implementation
General	
Frequency bands	Note: Not all of the frequency bands (and 3GPP technologies) mentioned throughout this document are supported by every ALAS66A products variant. Please refer to Section 1.2.1 for an overview of the frequency bands supported by each ALAS66A product variant.
GSM class	Small MS
Output power (according to Release 99)	GSM/GPRS/UMTS: Class 4 (+33dBm ±2dB) for EGSM850 and EGSM900 Class 1 (+30dBm ±2dB) for GSM1800 and GSM1900 Class E2 (+27dBm ± 3dB) for GSM 850 8-PSK and GSM 900 8-PSK Class E2 (+26dBm +3 /-4dB) for GSM 1800 8-PSK and GSM 1900 8-PSK Class 3 (+24dBm +1/-3dB) for all supported WCDMA FDD bands
Output power (according to Release 4)	TD-SCDMA: Class 2 (+24dBm +1/-3dB) for TD-SCDMA 1900, TD-SCDMA Bd39 and TD-SCDMA 2000, TD-SCDMA Bd34
Output power (according to Release 8)	LTE (FDD): Class 3 (+23dBm +-2dB) for all supported LTE FDD bands LTE (TDD): Class 3 (+23dBm +-2dB) for all supported LTE TDD bands
Power supply	$3.3V \le V_{BATT+} \le 4.2V$
Operating temperature (board temperature)	Normal operation: -30°C to +85°C Restricted operation: -40°C to +95°C
Physical	Dimensions: 48mm x 36mm x 3mm Weight: approx. 10.5g
RoHS	All hardware components fully compliant with EU RoHS Directive

Feature	Implementation
LTE features	
3GPP Release 13	Downlink carrier aggregation (CA) to increase bandwidth, and thereby increase bitrate: • Maximum aggregated bandwidth: 80MHz • Maximum number of component carriers: 3 • Inter-band FDD, TDD • Intra-band FDD, TDD, contiguous, non-contiguous • Supported inter- and intra-band CA configurations: See Section 1.2.2. If 4x4 MIMO is supported by the mobile network: • Downlink: Up to 1Gbps CAT 16 with 4x4 MIMO 2 CA DL + 4(2)x2 MIMO 1 CA DL or up to 800Mbps CAT 15 with 4x4 MIMO 2 CA DL • Uplink: Up to 150Mbps CAT 13 with 2 CA UL If 4(2)x2 MIMO is supported by the mobile network: • Downlink: Up to 800Mbps CAT 15 with 4 CA DL • Uplink: Up to 150Mbps CAT 13 with 2 CA UL
HSPA features	
3GPP Release 8	UE CAT. 14, 24 DC-HSPA+ – DL 42Mbps HSUPA – UL 5.76Mbps Compressed mode (CM) supported according to 3GPP TS25.212
UMTS features	
3GPP Release 8	PS data rate – 384 kbps DL / 384 kbps UL
TD-SCDMA features	
3GPP Release 4	2.8 Mbps DL / 2.2Mbps UL
GSM / GPRS / EGPRS fe	eatures
Data transfer	GPRS: • Multislot Class 12 • Mobile Station Class B • Coding Scheme 1 – 4 EGPRS: • Multislot Class 12 • EDGE E2 power class for 8 PSK • Downlink coding schemes – CS 1-4, MCS 1-9 • Uplink coding schemes – CS 1-4, MCS 1-9 • SRB loopback and test mode B • 8-bit, 11-bit RACH • 1 phase/2 phase access procedures • Link adaptation and IR • NACC, extended UL TBF • Mobile Station Class B
SMS	Point-to-point MT and MO, Cell broadcast, Text and PDU mode

Feature	Implementation				
Software					
Embedded Linux platform	Embedded Linux with API (ARC, RIL). Memory space available for Linux applications is 4GB in the flash file system, and 2GB RAM.				
SIM Application Toolkit	SAT Release 99, letter classes b, c, e with BIP and RunAT support				
Firmware update	Linux controlled firmware update.				
GNSS Features					
Protocol	NMEA				
Modes	Standalone GNSS (GPS, GLONASS, Beidou, Galileo) Integrated gpsOne 9HT support (GPS, GLONASS, Beidou, Galileo) QZSS and SBAS support				
General	Power saving modes DC feed bridge and control of power supply for active antenna via GPIO				
Interfaces					
Module interface	Surface mount device with solderable connection pads (SMT application interface). Land grid array (LGA) technology ensures high solder joint reliability and provides the possibility to use an optional module mounting socket. For more information on how to integrate SMT modules see also [3]. This application note comprises chapters on module mounting and application layout issues as well as on additional SMT application development equipment.				
Antenna	$50\Omega.$ 2 GSM/UMTS/LTE main antennas, 2 LTE Diversity/MIMO antennas, (active/passive) GNSS antenna				
USB	USB 2.0 High Speed (480Mbit/s) device interface or USB 3.0 Super Speed (5Gbit/s) device interface for debugging purposes				
Serial interface	 Linux controlled: ASC0: 4-wire (8-wire prepared) (plus GND line) interface unbalanced, asynchronous Fixed baud rates from 115,200 to 921,600bps Supports RTS0/CTS0 hardware flow control ASC1: 4-wire, unbalanced asynchronous interface Fixed baud rates: 115,200bps to 921,60bps Supports RTS1/CTS1 hardware flow control ASC2: 2-wire, unbalanced asynchronous interface at GPIO9 (RXD2) and GPIO10 (TXD2) lines used for debugging purposes (optional) 				
UICC interface	Supported chip cards: UICC/SIM/USIM 2.85V, 1.8V				
I ² C interfaces	Linux controlled: 2 I ² C interfaces				
Audio	1 digital interface (I ² S)				
Power on/off, Reset					
Power on/off	Switch-on by hardware signal IGT Automatic switch-off in case of critical temperature or voltage conditions				
Emergency-off	Emergency-off by hardware signal EMERG_OFF				

Feature	Implementation
reature	Implementation
Special Features	
Antenna	SAIC (Single Antenna Interference Cancellation) / DARP (Downlink Advanced Receiver Performance) Rx Diversity (receiver type 3i - 64-QAM) / MIMO HORxD (Higher Order Receive Diversity) with up to 4 antennas
GPIO	Linux controlled: 18 I/O pins of the application interface programmable as GPIO.
External antenna switch	3 GPIOs permanently configured as optional external antenna switch interface.
Emergency call handling	EU eCall 3GPP Release 10 compliant (modem and GNSS) ERA compliant (modem and GNSS)
ADC inputs	Linux controlled: Analog-to-Digital Converter with unbalanced analog inputs for example for (external) antenna diagnosis
JTAG	JTAG interface for debug purposes
еММС	Linux controlled: Embedded Multi-Media Card interface
PCIe	Linux controlled: PCIe interface
Evaluation kit	
Evaluation module	ALAS66A module soldered onto a dedicated PCB.

1.2.1 Supported Frequency Bands

The following table lists the supported frequency bands for each of the ALAS66A product variants mentioned in Section 1.1.

Table 1: Supported frequency bands for each ALAS66A variant

Band	-W	-CN	-E	-US	-J	-K
GSM/GPRS/EDGE				l		
850MHz	Х			Х	х	х
900MHz	Х	Х	Х	Х	х	х
1800MHz	Х	Х	Х	Х	х	х
1900MHz	Х			х	х	х
UMTS/HSPA						
Bd.I (2100MHz)	Х	Х	Х		х	х
Bd.II (1900MHz)				х		
Bd.III (1800MHz)	Х	Х	Х		х	х
Bd.IV (1700MHz)				х		
Bd.V (850MHz)	Х			х	х	х
Bd.VI (850MHz)	Х				х	х
Bd.VIII (900MHz)	Х	Х	Х		х	х
Bd.XIX (850MHz)	Х				х	х
TD-SCDMA						
Bd.34 (2000MHz)		Х				
Bd.39 (1900MHz)		Х				
LTE-FDD						
Bd.1 (2100MHz)	Х	Х	Х		х	х
Bd.2 (1900MHz)				Х		
Bd.3 (1800MHz)	Х	Х	Х		х	х
Bd.4 (1700MHz)				Х		
Bd.5 (850MHz)	Х			х	х	х
Bd.7 (2600MHz)	Х	Х	Х	х	х	х
Bd.8 (900MHz)	Х	Х	Х		х	х
Bd.12 (700MHz)				Х		
Bd.13 (700MHz)				х		
Bd.18 (850MHz)	Х				х	х
Bd.19 (850MHz)	х				х	х
Bd.20 (800MHz)	Х		Х		х	х
Bd.26 (850MHz)	х				х	х
Bd.28 (700MHz)	х		х	х	х	х

Table 1: Supported frequency bands for each ALAS66A variant

Band	-W	-CN	-E	-US	-J	-K
Bd.29 (700MHz) <supplementary downlink></supplementary 				х		
Bd.30 (2300MHz) ¹ <supplementary acc.<br="" downlink="" only="">FCC regulation></supplementary>				х		
Bd.32 (1500MHz) <supplementary downlink></supplementary 	х		х		Х	х
Bd.66 (1700MHz)				Х		
LTE-TDD						
Bd.34 (2000MHz)	х	х			х	х
Bd.38 (2600MHz)	х	х	Х		х	х
Bd.39 (1900MHz)	х	х			х	х
Bd.40 (2300MHz)	х	х			х	х
Bd.41 (2600MHz) ²	Х	Х			Х	Х

^{1.} Currently disabled by means of software because of AT&T regulation.

1.2.2 Supported CA Configurations

The following table lists the supported CA configurations for each of the ALAS66A product variants mentioned in Section 1.1.

Table 2: Supported CA configurations

Downlink CA	Uplink CA	Bandwidth combination set	Product variants (ALAS66A)				
Intra-band continuous							
CA_1C	-	0,1	E, W, CN, J, K				
CA_2C	-	0	US				
CA_3C	CA_3C	0	E, W, CN, J, K				
CA_5B	-	0,1	US, W, J, K				
CA_7B	-	0	E, US, W, CN, J, K				
CA_7C	CA_7C	0, 1, 2	E, US, W, CN, J, K				
CA_8B	-	0	E, W, CN, J, K				
CA_12B	-	0	US				
CA_38C	CA_38C	0	E, W, CN, J, K				
CA_40C	CA_40C	0, 1	W, CN, J, K				
CA_40D	-	0,1	W, CN, J, K				

^{2.} **Note:** Currently disabled for by means of software for the ALAS66A-W and ALAS66A-K variants. Also, out of the 3GPP-specified frequency range for the LTE TDD Band 41 only the 110MHz frequency band from 2545MHz to 2655MHz is supported by ALAS66A.

Table 2: Supported CA configurations

Downlink CA	Uplink CA	Bandwidth combination set	Product variants (ALAS66A)
CA_41C	CA_41C	0,1,2,3	CN, J
CA_41D	CA_41C	0	CN, J
CA_66B	-	0	US
CA_66C	-	0	US
Intra-band non-conti	nuous	-	
CA_2A-2A	-	0	US
CA_4A-4A	-	0,1	US
CA_66A-66A	-	0	US
Inter-band (two band	ds)		,
CA_1A-3A	-	0,1	E, W, CN, J, K
CA_1A-3C	CA_3C	0	E, W, CN, J, K
CA_1A-5A	CA_1A-5A	0, 1	W
CA_1A-7A	-	0	E, W, CN, J, K
CA_1A-8A	CA_1A-8A	0, 1, 2	E, W, CN, J, K
CA_1A-18A	CA_1A-18A	0, 1	W, J, K
CA_1A-19A	-	0	W, J, K
CA_1A-20A	-	0	E, W, J, K
CA_1A-26A	CA_1A-26A	0, 1	W, J, K
CA_1A-28A	CA_1A-28A	0, 1	E, W, J, K
CA_2A-2A-4A	-	0	US
CA_2A-2A-4A	-	0	US
CA_2A-2A-5A	-	0	US
CA_2A-2A-12A	-	0	US
CA_2A-2A-13A	-	0	US
CA_2A-2A-66A	-	0	US
CA_2A-4A	-	0, 1, 2	US
CA_2A-4A-4A	-	0	US
CA_2A-5A	-	0, 1	US
CA_2A-12A	-	0, 1, 2	US
CA_2A-12B	-	0	US
CA_2A-13A	-	0, 1	US
CA_2A-28A	-	0	US
CA_2A-29A	-	0, 1, 2	US
CA_2A-66A	-	0,1,2	US
CA_2A-66A-66A	-	0	US
CA_2C-5A	-	0	US
CA_2C-12A	-	0	US
CA_2C-29A	-	0	US
CA_3A-3A-8A	CA_7C	0, 1	E, W, CN, J, K
CA_3A-5A	CA_3A-8A	0, 1, 2, 3,4	W, J, K
CA_3A-7A	-	0, 1	E, W, CN, J, K
CA_3A-7B	CA_3A-20A	0	E, W, CN, J, K

Table 2: Supported CA configurations

Downlink CA	Uplink CA	Bandwidth combination set	Product variants (ALAS66A)
CA_3A-7C	-	0, 1	E, W, CN, J, K
CA_3A-8A	-	0, 1, 2, 3	E, W, CN, J, K
CA_3A-19A	-	0	W, J, K
CA_3A-20A	CA_3C	0, 1	E, W, J, K
CA_3A-26A	-	0, 1	W, J, K
CA_3A-28A	CA_3A-20A	0,1	E, W, J, K
CA_3C-5A	-	0	W, J, K
CA_3C-7A	-	0	E, W, CN, J, K
CA_3C-7C	-	0,1	E, W, J, K
CA_3C-8A	CA_3C-8A, CA_3C	0	W, J, K
CA_3C-20A	-	0	E, W, J, K
CA_3C-28A	-	0	E, W, J, K
CA_4A-4A-5A	-	0	US
CA_4A-4A-7A	-	0, 1	US
CA_4A-4A-12A	-	0	US
CA_4A-4A-13A	-	0	US
CA_4A-5A	-	0, 1	US
CA_4A-7A	-	0, 1	US
CA_4A-12A	-	0,1,2,3,4,5	US
CA_4A-12B	-	0	US
CA_4A-13A	-	0, 1	US
CA_4A-28A	-	0	US
CA_4A-29A	-	0, 1, 2	US
CA_5A-7A	CA_5A-7A	0, 1	US, W, J, K
CA_5A-12A	-	0	US
CA_5A-66A	-	0	US
CA_5A-66A-66A	-	0	US
CA_7A-8A	-	0, 1,2	E, W, CN, J, K
CA_7A-12A	-	0	US
CA_7A-20A	CA_7A-20A	0, 1	E, W, J, K
CA_7A-28A	-	0, 1	E, US, W, J, K
CA_7B-28A	-	0	E, US, W, J, K
CA_7C-28A	CA_7C	0	E, US, W, J, K
CA_8A-20A	-	0, 1	E, W, J, K
CA_12A-66A	-	0,1,2,3,4,5	US
CA_12A-66A-66A	-	0	US
CA_13A-66A	-	0	US
CA_13A-66A-66A	-	0	US
CA_18A-28A	-	0	W, J, K
CA_20A-32A	-	0,1	E, W, J, K
CA_39A-41A	-	0	CN
CA_39A-41C	CA_41C	0	CN

Table 2: Supported CA configurations

Downlink CA	Uplink CA	Bandwidth combination set	Product variants (ALAS66A)
CA_39C-41A	CA_39C	0	CN
Inter-band (three band	s)		
CA_1A-3A-5A	CA_1A-5A, CA_3A-5A	0, 1	E, W, J, K
CA_1A-3A-8A	CA_1A-8A, CA_3A-8A	0,1,2,3	E, W, CN, J, K
CA_1A-3A-19A	-	0	W, J, K
CA_1A-3A-20A	CA_3A-20A	0	E, W, J, K
CA_1A-3A-26A	-	0	W, J, K
CA_1A-3A-28A	-	0	E, W, J, K
CA_1A-5A-7A	CA_1A-5A, CA_5A-7A	0, 1	E, W, J, K
CA_1A-7A-8A	-	0	E, W, CN, J, K
CA_1A-7A-20A	-	0,1	E, W, J, K
CA_1A-7A-28A	-	0,1,2	E, W, J, K
CA_1A-18A-28A	-	0, 1	W, J, K
CA_1A-19A-28A	-	0	W, J, K
CA_2A-2A-4A-12A	-	0	US
CA_2A-2A-12A-66A	-	0	US
CA_2A-4A-4A-12A	-	0	US
CA_2A-4A-5A	-	0	US
CA_2A-4A-12A	-	0	US
CA_2A-4A-13A	-	0	US
CA_2A-4A-29A	-	0	US
CA_2A-5A-66A	-	0	US
CA_2A-12A-66A	-	0	US
CA_2A-12A-66A-66A	-	0	US
CA_2A-13A-66A	-	0	US
CA_3A-7A-8A	CA_3A-8A	0, 1,2	E, W, CN, J, K
CA_3A-7A-28A	-	0	E, W, J, K
CA_3A-7C-28A	-	0	E, W, J, K
CA_4A-7A-12A	-	0, 1	US

1.3 System Overview




Figure 1: ALAS66A system overview

1.4 Circuit Concept

Figure 2 shows a block diagram of the ALAS66A module and illustrates the major functional components:

Baseband block:

- GSM/UMTS/LTE controller/transceiver/power supply
- NAND/LPDDR2 memory devices
- Application interface (SMT with connecting pads)

RF section:

- RF transceiver
- RF power amplifier/frontend
- RF filter
- GNSS receiver/Front end
- Antenna pad




Figure 2: ALAS66A block diagram

2 Interface Characteristics

ALAS66A is equipped with an SMT application interface that connects to the external application. The SMT application interface incorporates the various application interfaces as well as the RF antenna interface.

2.1 Application Interface

2.1.1 Pad Assignment

The SMT application interface on the ALAS66A provides connecting pads to integrate the module into external applications. Table 3 lists the pads' assignments. Figure 3 (bottom view) and Figure 4 (top view) show the connecting pads' numbering plan.

Please note that a number of connecting pads are marked as reserved for future use (rfu) and further qualified as either (<name>), (dnu), (GND) or (nc):

- Pads marked as "rfu" and qualified as "<name>" (signal name) may be soldered and could be connected to an external application compliant to the signals' electrical characteristics as described in Table 4.
- Pads marked "rfu" and qualified as "dnu" (do not use) may be soldered but should not be connected to an external application.
- Pads marked "rfu" and qualified as "GND" (ground) are assigned to ground with ALAS66A modules, but may have different assignments with future Gemalto M2M products using the same pad layout.
- Pads marked "rfu" and qualified as "nc" (not connected) are internally not connected with ALAS66A modules, but may be soldered and arbitrarily be connected to external ground.

Also note that some pads are marked with a circle (). These pads have a round shape for improved impedance control.

Gemalto strongly recommends to solder all connecting pads for mechanical stability and heat dissipation.

Also, Gemalto strongly recommends to provide test points for certain signal lines to and from the module while developing SMT applications – for debug and/or test purposes during the manufacturing process. In this way it is possible to detect soldering problems. Please refer to [2] for more information on test points and how to implement them. The signal lines for which test points should be provided for are marked as "Test point required" or "Test point recommended" in Section 2.1.2: Table 4 describing signal characteristics.

Table 3: Overview: Pad assignments

Pad No.	Signal Name	Pad No.	Signal Name	Pad No.	Signal Name
A1	GND	E15	rfu (dnu)	M8	JTAG WD DISABLE
A2	GND	E16	rfu (dnu)	M9	I2CDAT1
A5	GND	E17	rfu (dnu)	M10	I2CCLK1
A6	GND	E18	VEXT	M11	I2CDAT2
A7	ANT_RX3	E19	rfu (dnu)	M12	I2CCLK2
A8	GND	E20	BATT+	M13	EMMC_D6
A9 A10	GND GND	E21 F2	GND ANT_TRX2	M14 M15	EMMC_D1 GPIO22 (Interrupt)
A11	ANT_RX4	F3	GND	M16	USB DP
A12	GND	F4	GND	M17	USB DN
A13	GND	F5	GND	M18	rfu (dnu)
A14	GND	F6	rfu (dnu)	M19	CCCLK
A15	ANT_GNSS	F7	rfu (dnu)	M20	GPIO8 (Interrupt)
A16	GND	F8	rfu (nc)	M21	GND
A17	ANT_GNSS_DC	F14	rfu (nc)	N3	GND
A20	GND	F15	GND	N4	GND
A21	GND	F16	EMERG_OFF	N5	GND
B4	rfu (dnu) GND	F17 F18	GPIO18 / DSR0 RXD0	N6 N7	GND FSC2
B5 B6	GND	F18	GPIO21 / DTR0	N8	DOUT2
B7	GND	F20	BATT+	N9	DIN2
B8	GND	G2	GND	N10	BCLK2
B9	GND	G3	GND	N11	GND
B10	GND	G4	GND	N12	EMMC_D4
B11	GND	G5	GND	N13	EMMC_D5
B12	GND	G6	rfu (dnu)	N14	EMMC_D2
B13	GND	G16	GND	N15	EMMC_D0
B14	GND	G17	GND	N16	GND
B15	GND	G18	GPIO20 / DCD0 / Download	N17	GND
B16	GND	G19	CTS0	N18	rfu (dnu)
B17 B18	GND rfu (dnu)	G20 H2	RTS0 GND	N19 P1	CCIN GND
C1	GND	H3	GND	P2	GND
C2	GND	H4	GND	P4	
C4	GND	H5	GND	P5	BATT+_RF BATT+_RF
C5	GND	H6	GND	P6	GPIO5 (Interrupt)
C6	GND	H16	USB_SSTX_P	P7	rfu (DIN1)
C7	GND	H17	USB_SSTX_N	P8	rfu (DOUT1)
C8	GND	H18	GPIO6	P9	rfu (BCLK1)
C9	GND	H19	TXD0	P10	rfu (FSC1)
C10	GND	H20	rfu (BATT_ID)	P11	rfu (MCLK)
C11	GND	J2	GND	P12	EMMC_D7
C12 C13	GND GND	J3 J4	GND GND	P13 P14	EMMC_CMD EMMC_D3
C14	GND	J5	GND	P15	EMMC_CLK
C15	GND	J6	rfu (dnu)	P16	PCIE_CLK_P
C16	GND	J16	GND	P17	PCIE_CLK_N
C17	HEART_BEAT	J17	GND	P18	VUSB_IN
C18	JTAG_TCK	J18	rfu (dnu)	P20	GND
C20	GND	J19	CCIO	P21	GND
C21	GND	J20	GPIO19 / RING0	R5	PWR_IND
D3	GND	K2	GND	R6	RTS1
D4	GND	K3	GND	R7	CTS1
D5 D6	GND GND	K4 K5	GND GND	R8 R9	TXD1 RXD1
D7	rfu (dnu)	K6	rfu (dnu)	R10	PCIE_HOST_WAKE
D8	ADC4 IN	K16	USB SSRX P	R11	PCIE_HOST_WARE
D9	ADC5 IN	K17	USB_SSRX_N	R12	GND
D10	ADC1_IN	K18	rfu (dnu)	R13	GND
D11	ADC2_IN	K19	ccvcc	R14	PCIE_CLK_REQ
D12	GPIO11	K20	rfu (dnu)	R15	GND
D13	GNSS_EN	L2	ANT_TRX1	R16	GND
D14	JTAG_TMS_	L3	GND	R17	GPIO16 (Interrupt)
D15	JTAG_TRST	L4	GND	T1	GND
D16	JTAG_TDI	L5	GND rfu (dpu)	T2	GND fu (day)
D17 D18	JTAG_SRST JTAG_TDO	L6 L7	rfu (dnu) EMMC DETECT	T5 T6	rfu (dnu) rfu (dnu)
D18	I IGT	L8	rfu (nc)	16 17	GPIO2 / FwSwap (Interrupt)
E1	GND	L14	rfu (nc)	T8	GPIO10 / TXD2 (Interrupt)
E2	GND	L15	EMMC_PWR	T9	GPIO15 / WLAN_EN
E3	GND	L16	GND	T10	GPIO9 / RXD2
E4	GND	L17	GND	T11	GND
E5	GND	L18	rfu (dnu)	T12	PCIE_RX_P
E6	GND	L19	CCRST	T13	PCIE_RX_N
E7	rfu (dnu)	L20	GPIO4	T14	GND
E8	GPIO1/ DR_SYNC	M1	GND	T15	PCIE_TX_P
E9	GPIO7 (Interrupt)	M2	GND	T16	PCIE_TX_N
E10	ANT_SW3	M3	GND	T17	GND
E11 E12	ANT_SW2 ANT_SW1	M4 M5	GND GND	T20 T21	GND GND
E12	JTAG_PS_HOLD	M6	GND	141	GIND
E14	rfu (dnu)	M7	GPIO17/BT_EN		1
F14			UU., DI_LIN	1	1




Figure 3: ALAS66A bottom view: Pad assignments




Figure 4: ALAS66A top view: Pad assignments

2019-02-06

2.1.2 Signal Properties

Please note that the reference voltages listed in Table 4 are the values measured directly on the ALAS66A module. They do not apply to the accessories connected.

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
Power supply	BATT+ BATT+_RF	I	V _I max = 4.2V V _I min = 3.3V (on board) GSM during Tx burst n Tx = n x 577µs peak current every 4.615ms Imax = see Table 24 WCDMA TX continuous current Imax = see Table 24 LTE TX continuous current Imax = see Table 24	Supply voltage lines for general power management and the RF power amplifier. Lines of BATT+/BATT+_RF and GND respectively must be connected in parallel for supply purposes because higher peak currents may occur. Minimum voltage must not fall below 3.3V including drop, ripple, spikes.
	GND		Ground	Application Ground
External supply volt- age	VEXT	0	$C_L max = 1 \mu F$ $V_O = 1.80 V - 2.4\%, +2\%$ Normal operation: $I_O max = -50 mA$ SLEEP mode operation: $I_O max = -1 mA$	VEXT may be used for application circuits. If unused keep line open. Test point recommended. The external digital logic must not cause any spikes or glitches on voltage VEXT. Do not exceed I _O max in any operation mode.
Supply voltage for active GNSS antenna (input)	ANT_GNSS_ DC	I	V _I max = 5V Imax = 50mA	If unused connect to GND. The input current must be limited to 50mA (antenna short circuit protection).
External GNSS sup- ply voltage enable (output)	GNSS_EN	0	V_{OL} max = 0.45V at I = 2mA V_{OL} nom = 0.1V at I = 100 μ A V_{OH} min = 1.30V at I = -2mA V_{OH} nom = 1.65V at I = -100 μ A V_{OH} max = 1.84V	Enable signal for an external voltage regulator (intended for active GNSS antenna, high=active) No external pull-up allowed during startup until the module has been secured in factory.

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
Ignition	IGT	I	$\begin{split} R_{PU} &\approx 200 k\Omega \\ V_{OH} max &= 1.84 V \\ V_{IH} max &= 2.00 V \\ V_{IH} min &= 1.30 V \\ V_{IL} max &= 0.50 V \\ Low impulse width > 100 ms \end{split}$	This signal switches the module on. It is required to drive this line low by an open drain or open collector driver connected to GND. Test point recommended.
Emer- gency off	EMERG_ OFF	I	$\begin{split} R_{PU} &\approx 40 k\Omega \\ V_{OH} max = 1.84 V \\ V_{IH} max = 2.00 V \\ V_{IH} min = 1.30 V \\ V_{IL} max = 0.50 V \\ \end{split}$ $\begin{array}{c} -1 \\ -1 \\ \text{low pulse width up to 2000ms} \\ \text{(as long as PWR_IND stays low} \end{split}$	It is required to drive this line low by an open drain or open collector driver connected to GND until the module finally switches off. If unused keep line open. Test point recommended. Note that a low impulse of more than 2000ms will reset the module's RTC.
SIM card detection	CCIN	I	$R_{PU} \approx 24 k\Omega$ to VEXT V_{OH} max=1.84V V_{IH} min = 1.25V at -25 μ A V_{IH} max= 2.0V V_{IL} max = 0.35V at -60 μ A	CCIN = Low means SIM card inserted. If SIM card holder does not support CCIN, connect to GND.
2.85V SIM	CCRST	0	V_{OL} max = 0.4V at I = 2mA	Maximum cable length or
card inter- faces	CCCLK	-	V_{OL}^{OL} nom = 0.1V at I = 100 μ A V_{OH} min = 2.2V at I = -2mA V_{OH} nom = 2.65V at I = -100 μ A V_{OH} max = 2.91V	copper track should be not longer than 100mm to SIM card holder.
	CCIO	I/O	$\begin{split} R_{PU} &= 6.78.5 k \Omega \\ V_{IL} max &= 0.55 V \\ V_{IH} min &= 2.35 V \\ V_{IH} max &= 3.05 V \\ \end{split} \\ V_{OL} max &= 0.4 V \text{ at } I = 2 mA \\ V_{OL} nom &= 0.1 V \text{ at } I = 100 \mu A \\ V_{OH} min &= 2.35 V \text{ at } I \geq -45 \mu A \\ V_{OH} max &= 2.91 V \end{split}$	If unused keep lines open.
	CCVCC	0	V_{O} min = 2.75V V_{O} typ =2.85V V_{O} max = 2.91V I_{O} max = -50mA	

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
1.8V SIM card inter-	CCRST	0	V_{OL} max = 0.4V at I = 2mA V_{OL} nom = 0.1V at I = 100 μ A	Maximum cable length or copper track should be not
face	CCCLK		V _{OL} nom = 0.1V at I = 100μA V _{OH} min = 1.40V at I = -2mA V _{OH} min = 1.65V at I = -100μA V _{OH} max = 1.84V	longer than 100mm to SIM card holder.
	CCIO	I/O	$\begin{array}{l} R_{PU} = 6.78.5 k\Omega \\ V_{IL} max = 0.30 V \\ V_{IH} min = 1.30 V \\ V_{IH} max = 1.84 V \\ \\ V_{OL} max = 0.4 V \ at \ I = 2 mA \\ V_{OL} nom = 0.1 V \ at \ I = 100 \mu A \\ V_{OH} min = 1.40 V \ at \ I \geq -50 \mu A \\ V_{OH} max = 1.84 V \end{array}$	If unused keep lines open.
	CCVCC	0	V_{O} min = 1.74V V_{O} typ = 1.80V V_{O} max = 1.84V I_{O} max = -50mA	
SIM inter- face shut-	BATT_ID	I	External pull up to VEXT and pull down resistor within battery case	Reserved for future use.
down			required. $R_{PU} = 100k\Omega$ $R_{PD} = 10k\Omega$	Connect line to GND.
Serial Interface	RXD0	0	V_{OL} max = 0.45V at I = 2mA	Test points recommended
ASC0	CTS0	0	V_{OL} nom = 0.1V at I = 100µA V_{OH} min = 1.30V at I = -2mA	for TXD0, RXD0, DCD0, RTS0, and CTS0.
	DSR0	0	V _{OH} nom = 1.65V at I = -100μA V _{OH} max = 1.84V	If DCD0 is driven low during
	RING0	0	GII	startup-phase, module enters Download Mode (see
	DCD0	I/O	V 0.50V	Section 4.2.2)
	TXD0 RTS0	I	V _{IL} max	If unused keep line open.
	DTR0	ı	V _{IH} max = 2.0V I _{IHPD} = 27.5μA97.5μA	DSR0, DCD0, DTR0, and
	DIKO	'	$I_{\text{ILPU}}^{\text{InFU}} = -27.5 \mu \text{A}97.5 \mu \text{A}$ $I_{\text{High-Z max}} = +-1 \mu \text{A}$	RING0 are not yet implemented, and are only available as GPIOs.
Serial Interface	RXD1	0	V_{OL} max = 0.45V at I = 2mA	Test points recommended
ASC1	CTS1	0	V_{OL}^{-} nom = 0.1V at I = 100 μ A V_{OH}^{-} min = 1.30V at I = -2mA V_{OH}^{-} nom = 1.65V at I = -100 μ A V_{OH}^{-} max = 1.84V	for RXD1, TXD1, CTS1, and RTS1. If unused keep line open.
	TXD1	I	V _{IL} max = 0.50V	
	RTS1	I	V_{IH} min = 1.30V V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z max}$ = +-1 μ A	

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
Power indi- cator	PWR_IND	0	V_{IH} max = 5.5V V_{OL} max = 0.45V at Imax = 2mA	PWR_IND (Power Indicator) notifies the module's on/off state.
				PWR_IND is an open collector that needs to be connected to an external pull-up resistor. Low state of the open collector indicates that the module is on. Vice versa, high level notifies the Power Down mode.
				Therefore, the signal may be used to enable external voltage regulators that supply an external logic for communication with the module, e.g. level converters.
				Test point recommended.
USB	VUSB_IN	I	V_{IN} min = 3.0V V_{IN} max = 5.75V	USB detection.
			IIV	Test point recommended.
			I _I max = 100μA Cin=1μF	
	USB_DN	I/O	Full and High speed signal (differen-	If unused keep lines open.
	USB_DP	I/O	tial) characteristics according to USB 2.0 specification.	Test point recommended.
				USB High Speed mode operation requires a differential impedance of 90Ω .
	USB_ SSRX_N	I	Super Speed signal (differential) Rx characteristics according USB 3.0	If unused keep lines open.
	USB_	I	specification.	USB Super Speed mode operation requires a differ-
	SSRX_P			ential impedance of 90Ω .
	USB_ SSTX_N	0	Super Speed signal (differential) Tx characteristics according USB 3.0 specification.	
	USB_ SSTX_P	0	opeomodiem.	
Digital audio inter-	DIN2	I	V_{OL} max = 0.45V at I = 2mA V_{OL} nom = 0.1V at I = 100µA	Digital audio interface configurable as I ² S interface.
face	BCLK2	I/O	V_{OH}^{2} min = 1.30V at I = -2mA	
(I ² S)	FSC2	I/O	V _{OH} nom = 1.65V at I = -100μA V _{OH} max = 1.84V	If unused keep lines open.
	DOUT2	0	$\begin{aligned} &V_{IL} max = 0.50V \\ &V_{IH} min = 1.30V \\ &V_{IH} max = 2.0V \\ &I_{IHPD} = 27.5 \mu A97.5 \mu A \\ &I_{ILPU} = -27.5 \mu A97.5 \mu A \\ &I_{High-Z max} = +-1 \mu A \end{aligned}$	

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
GPIO interface	GPIO122	I/O	V _{OL} max = 0.45V at I = 2mA V _{OL} nom = 0.1V at I = 100μA V _{OH} min = 1.30V at I = -2mA V _{OH} nom = 1.65V at I = -100μA V _{OH} max = 1.84V V _{IL} max = 0.50V V _{IH} min = 1.30V V _{IH} max = 2.0V I _{IHPD} = 27.5μA97.5μA I _{ILPU} = -27.5μA97.5μA I _{High-Z max} = +-1μA	GPIO2GPIO5, GPIO7, GPIO8, GPIO10, GPIO16, and GPIO20GPIO22 are interrupt enabled. They can be used to for instance wake up the module (see Section 2.1.11). GPIO12-14 are not implemented, and only available as external antenna switch interface (see Section 2.1.11.1). GPIO18-21 cannot be configured as DSR0, DCD0, DTR0, and RING0, because this functionality is not yet implemented. No external pull-up / pull-down resistors allowed for GPIO9 and GPIO10. There is a 2.2k decoupling resistor between GPIO17 and JTAG_WD_DISABLE. Test points recommended at GPIO1, required at GPIO2, GPIO9, and GPIO10. If unused keep lines open. However, GPIO7 and GPIO17 must be low during module startup until the module has been secured in factory.
Heartbeat	HEART_ BEAT	0	H> L with 0.1Hz frequency, i.e., 5s (+/- 1,5s) each for high and low	Heartbeat signal, e.g., for external watchdog.
ADC interface	ADC1_IN, ADC2_IN, ADC4_IN, ADC5_IN	I	Full specification compliance range $V_{lmin}>=0.10V$ $V_{lmax}<=1.70V$ $R_{l}\approx 10M\Omega$ Resolution: 14 Bit Accuracy: <+-2mV ADC conversion time t (max) = 550 μ s at 4.8MHz sample clock	If unused keep line open. Prepared for general purpose and antenna diagnostic use. ADCx_IN

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
PCle	PCIE_RX_N	I	According to PCI Express Specifica-	
	PCIE_RX_P		tion, Revision 2.0/2.1 (one lane, 5 GBit/s)	
	PCIE_TX_N	0		
	PCIE_TX_P			
	PCIE_CLK_N	I/O		
	PCIE_CLK_P			
	PCIE CLK_REQ	Ю	V_{OL} max = 0.45V at I = 2mA V_{OL} nom = 0.1V at I = 100 μ A V_{OH} min = 1.30V at I = -2mA	Additional PCIe control signals
	PCIE_HOST_ RST	0	$V_{OH}^{THIII} = 1.30V \text{ at } I = -2111A$ $V_{OH}^{THIII} = 1.30V \text{ at } I = -100\mu\text{A}$ $V_{OH}^{THIII} = 1.30V \text{ at } I = -2111A$	
	PCIE_HOST_ WAKE	I	$\begin{split} &V_{IL} max = 0.50V \\ &V_{IH} min = 1.30V \\ &V_{IH} max = 2.0V \\ &I_{IHPD} = 27.5 \mu A97.5 \mu A \\ &I_{ILPU} = -27.5 \mu A97.5 \mu A \\ &I_{High-Z max} = +-1 \mu A \end{split}$	
I ² C inter- face	I2CDAT1 I2CDAT2	I/O	V_{IL} max = 0.50V V_{IH} min = 1.30V	Open Drain Output (internal pull up)
	I2CCLK1 I2CCLK2	0	V_{IH} max = 2.0V V_{OL} max = 0.3V at I = 3mA V_{OH} max = 1.84V I_{ILPU} = -27.5 μ A97.5 μ A	External pull up resistors required. Maximum load 5100hm.
JTAG inter-	JTAG_SRST	I	V _{OL} max = 0.45V at I = 2mA	Debug interface.
face	JTAG_TCK		V_{OL}^{OL} nom = 0.1V at I = 100µA V_{OH} min = 1.30V at I = -2mA	Test point recommended for
	JTAG_TDI		V_{OH}^{OH} nom = 1.65V at I = -100µA	all JTAG lines.
	JTAG_TMS		V_{OH} max = 1.84V	
	JTAG_TRST		V _{IL} max = 0.50V V _{IH} min = 1.30V	
	JTAG_TDO	0	V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z max}$ = +-1 μ A	
	JTAG_WD_ DISABLE	I	V_{IL} max = 0.3V at -100 μ A V_{IH} min = 1.50V at 100 μ A V_{IH} max = 2.0V	High during reset and start- up does disable the watch- dog timer. (Jumper to VEXT)
				There is a 2.2k decoupling resistor between JTAG_WD_DISABLE and GPIO17.
	JTAG_ PS_HOLD	1	V_{IH} min = 1.65V at 680 μ A V_{IL} max = 0.20V at 680 μ A V_{OH} max = 1.84V	High holds the power supply during debugging (Jumper to VEXT)
			V_{OH} min = 1.30V at 150 μ A V_{OL} max = 0.5V at -200 μ A	

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
eMMC interface	EMMC_ DETECT	I	$V_{OL} max = 0.45V \text{ at I} = 2mA$ $V_{OL} nom = 0.1V \text{ at I} = 100\mu A$ $V_{OH} min = 1.30V \text{ at I} = -2mA$ $V_{OH} nom = 1.65V \text{ at I} = -100\mu A$ $V_{OH} max = 1.84V$ $V_{IL} max = 0.50V$ $V_{IH} min = 1.30V$ $V_{IH} max = 2.0V$ $I_{IHPD} = 27.5\mu A97.5\mu A$	eMMC
			$I_{ILPU} = -27.5\mu A97.5\mu A$ $I_{High-Z max} = +-1\mu A$	
	EMMC_PWR	0	$V_{OUT (nom)} = 2.95V / 1.8V$ $I_{OUT (max)} = 150mA$	
1.8V	EMMC_CLK	0	V _{OL} max = 0.45V at rated drive strength	
eMMC	EMMC_CMD	0	V_{OH} min = 1.40V at rated drive strength V_{OH} max = 1.84V	
	EMMC_D[0 7]	I/O	V_{IL} max = 0.58V at rated drive strength V_{IH} min = 1.27V at rated drive strength V_{IH} max = 2.0V $I_{High-Z\ max}$ = +-5 μ A	
2.95V	EMMC_CLK	0	V _{OL} max = 0.36V at rated drive strength	
eMMC	EMMC_CMD	0	V_{OH} min = 2.05V at rated drive strength V_{OH} max = 2.91V	
	EMMC_D[0 7]	I/O	V_{IL} max = 0.68V at rated drive strength V_{IH} min = 1.82V at rated drive strength V_{IH} max = 3.05V $I_{High-Z\ max}$ = +-10 μ A	

2.1.2.1 Absolute Maximum Ratings

The absolute maximum ratings stated in Table 5 are stress ratings under any conditions. Stresses beyond any of these limits will cause permanent damage to ALAS66A.


Table 5: Absolute maximum ratings

Parameter	Min	Max	Unit
Supply voltage BATT+	-0.3	+5.5	V
Voltage at all digital lines in Power Down mode (except VEXT)	-0.3	+0.5	V
Voltage at VEXT in Power Down mode	-0.3	+0.3	V
Voltage at digital lines in normal operation	-0.3	+2.3	V
Voltage at SIM/USIM interface, CCVCC 1.8V in normal operation	-0.3	+2.3	V
Voltage at SIM/USIM interface, CCVCC 3.0V in normal operation	-0.3	+3.4	V
Voltage at ADC lines if the module is powered by BATT+	-0.5	V _{BATT+} +0.5V	V
Voltage at ADC lines if the module is not powered	-0.5	+0.5	V
VEXT maximum current shorted to GND		-600	mA
VUSB_IN	-0.3	5.75	V
USB 3.0 data lines	-0.3	+1.4	V
USB 2.0 data lines	-0.3	+3.6	V
PCIe data and clock lines	-0.3	+1.4	V
PCIe control lines	-0.3	+2.1	V
Voltage at PWR_IND line	-0.5	+5.5	V
PWR_IND input current if PWR_IND= low		2	mA
Voltage at following signals: IGT, EMERG_OFF	-0.3	2.1	V

2.1.3 USB Interface

ALAS66A supports a USB 3.0 Super Speed (5Gbps) device interface, and alternatively a USB 2.0 device interface that is High Speed compatible. The USB interface is primarily intended for use as debugging interface.

The USB host is responsible for supplying the VUSB_IN line. This line is for voltage detection only. The USB part (driver and transceiver) is supplied by means of BATT+. This is because ALAS66A is designed as a self-powered device compliant with the "Universal Serial Bus Specification Revision 3.0".



 $^{^{\}rm a)}$ All serial (including R $_{\rm S})$ and pull-up resistors for data lines are implemented .

Figure 5: USB circuit

To properly connect the module's USB interface to the external application, a USB 3.0 or 2.0 compatible connector and cable or hardware design is required. For further guidelines on implementing the external application's USB 3.0 or 2.0 interface see [3] and [4]. For more information on the USB related signals see Table 4. Furthermore, the USB driver distributed with ALAS66A needs to be installed.

While a USB connection is active, the module will never switch into SLEEP mode. Only if the USB interface is in Suspended state or Detached (i.e., VUSB_IN = 0) is the module able to switch into SLEEP mode thereby saving power².

b) Since VUSB_IN is used for detection only it is recommended not to add any further blocking capacitors on the VUSB_IN line.

c) If the USB interface is operated with super or high speeds, it is recommended to take special care routing the data lines. Application layout should implement a differential impedance of 90 ohms for proper signal integrity.

^{1.} The specification is ready for download on http://www.usb.org/developers/docs/

^{2.} Please note that if the USB interface is employed, and a USB cable is connected, there should also be a terminal program linked to the USB port in order to receive and process the initial SYSSTART URC after module startup. Otherwise, the SYSSTART URC remains pending in the USB driver's output buffer and this unprocessed data prevents the module from power saving.

2.1.4 Serial Interface ASC0

ALAS66A offers a 4-wire (8-wire prepared) (plus GND) unbalanced, asynchronous interface ASC0 conforming to ITU-T V.24 protocol DCE signaling. The electrical characteristics do not comply with ITU-T V.28. The significant levels are 0V (for low data bit or active state) and 1.8V (for high data bit or inactive state). For electrical characteristics please refer to Table 4.

ALAS66A is designed for use as a DCE. Based on the conventions for DCE-DTE connections it communicates with the customer application (DTE) using the following signals:

- Port TXD @ application sends data to the module's TXD0 signal line
- Port RXD @ application receives data from the module's RXD0 signal line




Figure 6: Serial interface ASC0

Features:

- Includes the data lines TXD0 and RXD0, the status lines RTS0 and CTS0. The modem control lines DTR0, DSR0, DCD0 and RING0 are not yet implemented.
- The RING0 signal serves to indicate incoming calls and other types of URCs (Unsolicited Result Code). It can also be used to send pulses to the host application, for example to wake up the application from power saving state. Not yet implemented.
- Configured for 8 data bits, no parity and 1 stop bit.
- ASC0 can be operated at fixed bit rates from 115,200 to 921,600bps.
- Supports RTS0/CTS0 hardware flow control.

Note: If the ASC0 serial interface is the application's only interface, it is suggested to connect test points on the USB signal lines as a potential tracing possibility.

Table 6: DCE-DTE wiring	ı of	ASC ₀
-------------------------	------	------------------

V.24 circuit	DCE		DTE	
	Line function ¹	Signal direction	Line function	Signal direction
103	TXD0	Input	TXD	Output
104	RXD0	Output	RXD	Input
105	RTS0	Input	RTS	Output
106	CTS0	Output	CTS	Input
108/2	DTR0	Input	DTR	Output
107	DSR0	Output	DSR	Input
109	DCD0	Output	DCD	Input
125	RING0	Output	RING	Input

^{1.} DSR0, DCD0, DTR0, and RING0 not yet implemented

2.1.5 Serial Interface ASC1

Four ALAS66A lines can be configured as ASC1 interface signals to provide a 4-wire unbalanced, asynchronous interface ASC1 conforming to ITU-T V.24 protocol DCE signaling. The electrical characteristics do not comply with ITU-T V.28. The significant levels are 0V (for low data bit or active state) and 1.8V (for high data bit or inactive state). For electrical characteristics please refer to Table 3.

ALAS66A is designed for use as a DCE. Based on the conventions for DCE-DTE connections it communicates with the customer application (DTE) using the following signals:

- Port TXD @ application sends data to module's TXD1 signal line
- Port RXD @ application receives data from the module's RXD1 signal line




Figure 7: Serial interface ASC1

Features

- Includes only the data lines TXD1 and RXD1 plus RTS1 and CTS1 for hardware handshake.
- On ASC1 no RING line is available.
- Configured for 8 data bits, no parity and 1 or 2 stop bits.
- ASC1 can be operated at fixed bit rates from 115,200 bps to 921,600 bps.
- Supports RTS1/CTS1 hardware flow.

2.1.6 I²C Interface

ALAS66A provides two I²C interfaces. I²C is a serial, 8-bit oriented data transfer bus for bit rates up to 400kbps in Fast mode. It consists of two lines, the serial data line I2CDAT and the serial clock line I2CCLK. The module acts as a single master device, e.g. the clock I2CCLK is driven by the module. I2CDAT is a bi-directional line. Each device connected to the bus is software addressable by a unique 7-bit address, and simple master/slave relationships exist at all times. The module operates as master-transmitter or as master-receiver. The customer application transmits or receives data only on request of the module.

The applications I²C interface can be powered via the VEXT line of ALAS66A. If connected to the VEXT line, the I²C interface will properly shut down when the module enters the Power Down mode.

In the application I2CDATx and I2CCLKx lines need to be connected to a positive supply voltage (e.g., VEXT) via a pull-up resistor. For electrical characteristics please refer to Table 4.




Figure 8: I²C interface connected to VEXT

Note: Good care should be taken when creating the PCB layout of the host application: The traces of I2CCLK and I2CDAT should be equal in length and as short as possible.

2.1.7 UICC/SIM/USIM Interface

ALAS66A has a UICC/SIM/USIM interface compatible with the 3GPP 31.102 and ETSI 102 221. It is wired to the host interface in order to be connected to an external SIM card holder. Five pads on the SMT application interface are reserved for the SIM interface.

The UICC/SIM/USIM interface supports 2.85V and 1.8V SIM cards. Please refer to Table 4 for electrical specifications of the UICC/SIM/USIM interface lines depending on whether a 2.85V or 1.8V SIM card is used.

The CCIN signal serves to detect whether a tray (with SIM card) is present in the card holder. Using the CCIN signal is mandatory for compliance with the GSM 11.11 recommendation if the mechanical design of the host application allows the user to remove the SIM card during operation. To take advantage of this feature, an appropriate SIM card detect switch is required on the card holder. For example, this is true for the model supplied by Molex, which has been tested to operate with ALAS66A and is part of the Gemalto M2M reference equipment submitted for type approval. See Chapter 8 for Molex ordering numbers.

 Table 7:
 Signals of the SIM interface (SMT application interface)

Signal	Description
GND	Ground connection for SIM interfaces. Optionally a separate SIM ground line may be used to improve EMC.
CCCLK	Chipcard clock line for SIM interface.
CCVCC	SIM supply voltage line for SIM interface.
CCIO	Serial data line for SIM interface, input and output.
CCRST	Chipcard reset line SIM interface.
CCIN	Input on the baseband processor for detecting a SIM card tray in the holder. If the SIM is removed during operation the SIM interface is shut down immediately to prevent destruction of the SIM. The CCIN signal is active low. The CCIN signal is mandatory for applications that allow the user to remove the SIM card during operation. The CCIN signal is solely intended for use with a SIM card. It must not be used for any other purposes. Failure to comply with this requirement may invalidate the type approval of ALAS66A.

Note: No guarantee can be given, nor any liability accepted, if loss of data is encountered after removing the SIM card during operation. Also, no guarantee can be given for properly initializing any SIM card that the user inserts after having removed the SIM card during operation. In this case, the application must restart ALAS66A.




Figure 9: First UICC/SIM/USIM interface

The total cable length between the SMT application interface pads on ALAS66A and the pads of the external SIM card holder must not exceed 100mm in order to meet the specifications of 3GPP TS 51.010-1 and to satisfy the requirements of EMC compliance.

To avoid possible cross-talk from the CCCLK signal to the CCIO signal be careful that both lines are not placed closely next to each other. A useful approach is using the GND line to shield the CCIO line from the CCCLK line.

An example for an optimized ESD protection for the SIM interface is shown in Section 2.1.7.1.

2.1.7.1 Enhanced ESD Protection for SIM Interfaces

To optimize ESD protection for the SIM interfaces it is possible to add ESD diodes to the interface lines of the first and second SIM interface as shown in the example given in Figure 10.

The example was designed to meet ESD protection according ETSI EN 301 489-1/7: Contact discharge: ± 4kV, air discharge: ± 8kV.




Figure 10: SIM interfaces - enhanced ESD protection

2.1.8 Digital Audio Interface

ALAS66A supports one digital audio interface that can be employed as inter IC sound (I2S) interface.

2.1.8.1 Inter IC Sound Interface (I²S)

The I²S Interface is a standardized bidirectional I²S ("Inter-IC Sound Interface") based digital audio interface for transmission of mono voice signals for telephony services.

The I²S properties and capabilities comply with the requirements layed out in the Phillips I2S Bus Specifications, revised June 5, 1996.

The I²S interface has the following characteristics:

- Bit clock mode: Master
- Sampling rate: 16KHz (wideband)
- 512kHz bit clock at 16kHz sample rate
- Frame length: 32 bit stereo voice signal (16 bit word length)
- Audio frames start with WS (Word Select) line low, followed by a WS high. The left channel
 is selected by WS=0 whereas the right channel is selected by WS=1. Data on each channel
 starts with MSB at each edge of WS with a delay of 1 bitclock. The left microphone channel
 is significant, the right channel will be ignored. The loudspeaker output contains binary identical data on both channels.

Table 8 lists the available I²S interface signals, Figure 11 shows the I²S timing.

Table 8: Overview of I²S pin functions

Signal name on SMT application interface	Signal configuration inactive	Signal direction: Master	Description	
DOUT2	PD	0	I ² S data from ALAS66A to external codec	
DIN2	PD	I	I ² S data from external codec to ALAS66A	
FSC2	PD	0	Frame synchronization signal to/from external codec Word alignment (WS)	
BCLK2	PD	0	Bit clock to external codec. BCLKx signal low/high time varies between 45% and 55% of its clock period.	




Figure 11: I²S timing (master mode)

2.1.9 Analog-to-Digital Converter (ADC)

ALAS66A provides four unbalanced ADC input lines: ADC[1-2...4-5]_IN. They can be used to measure four independent, externally connected DC voltages in the range of 0.1V to 1.7V. As described in Section 2.2.4 and Section 2.3.1 they can be used especially for antenna diagnosing.

2.1.10 RTC Backup

The internal Real Time Clock of ALAS66A is supplied from a separate voltage regulator in the power supply component which is also active when ALAS66A is in Power Down mode and BATT+ is available.

An alarm function is provided that allows to wake up ALAS66A. When the alarm time is reached the module wakes up into normal operating mode (default), or to the functionality level that was valid before power down. For example, if the module was in Airplane mode before power down, the module will wake up without logging on to the GSM/UMTS/LTE network.

2.1.11 GPIO Interface

ALAS66A has 18 GPIOs for external hardware devices. Each GPIO can be configured for use as input or output.

The IO port driver has to be opened before using and configuring GPIOs. Before changing the configuration of a GPIO pin (e.g. input to output) the pin has to be closed. If the GPIO pins are not configured or the pins/driver were closed, the GPIO pins are high-Z with pull down resistor. If a GPIO is configured to input, the pin has high-Z without pull resistor.

If ALAS66A is in power save (SLEEP) mode a level state transition at GPIO[2, 4, 5, 7, 8, 16, 20-22] will wake up the module, if such a GPIO was configured as input.

Table 9 shows the available GPIO lines, and comments on possible alternative assignments.

Table 9: GPIO lines and possible alternative assignment

GPIOs / Alternative signal names	Description of possible alternative signals
GPIO1 / DR_SYNC	DR_SYNC. GPIO1 can also be configured as DR_SYNC line, i.e., a one pulse per second (1PPS) output for external dead reckoning applications.
GPIO2 / FwSwap	Firmware swap. GPIO2 can be employed as firmware swap signal that triggers a swap between two firmware variants available on the module. Setting the FwSwap line to high during the startup phase of ALAS66A triggers the firmware swap. The signal may for instance be used as a fallback or backup solution in case a possible firmware update is not successful. Please connect this signal to the external application and implement a test point.
GPIO4	
GPIO5	
GPIO6	
GPIO7	Note: GPIO7 must be low during startup until the module has been secured in factory.

Table 9: GPIO lines and possible alternative assignment

GPIOs / Alternative signal names	Description of possible alternative signals
GPIO8	
GPIO9 / RXD2	RXD2. GPIO9 can currently only be employed as internal debugging interface line.
GPIO10 / TXD2	TXD2. GPIO10 can currently only be employed as internal debugging interface line.
GPIO11	GPIO11 may be used as a reset line for Gemalto's audio codec adapter.
GPIO12- GPIO14	GPIO12-14 are not available as GPIOs, but are permanently configured as an external antenna switch interface - see Section 2.1.11.1.
GPIO15 / WLAN_EN	WLAN_EN. GPIO15 can be configured as WLAN_EN line for an external WLAN chip.
GPIO16	
GPIO17 / BT_EN	BT_EN. GPIO17 can be configured as BT_EN line for an external BT chip. Note: GPIO17 must be low during startup until the module has been secured in factory.
GPIO18 / DSR0	DSR0. Modem control line DSR0 not yet implemented.
GPIO19 / RING0	RING0. Modem control line RING0 not yet implemented.
GPIO20 / DCD0 / Download	DCD0. Modem control line DCD0 not yet implemented. Download. GPIO20 can be employed as firmware download trigger. If DCD0 is Low, i.e., externally pulled-down during the startup phase of ALAS66A, the module enters a firmware download mode.
GPIO21 / DTR0	DTR0. Modem control line DTR0 not yet implemented.
GPIO22	

2.1.11.1 External Antenna Switch Interface

The above listed GPIO12 - GPIO14 lines are not available as GPIOs, but are permanently configured as an external antenna switch interface.

Table 10: GPIO lines and fixed alternative assignment

Signal name / GPIO	Description of fixed alternative signals
ANT_SW1/ GPIO12	GPIO12 - GPIO14 are permanently configured as ANT_SW13, and can therefore be used as antenna switch matrix control signals for an external antenna switch.
ANT_SW2 / GPIO13	
ANT_SW3 / GPIO14	

2.1.12 Control Signals

2.1.12.1 PWR_IND Signal

PWR_IND notifies the on/off state of the module. High state of PWR_IND indicates that the module is switched off. The state of PWR_IND immediately changes to low when IGT is pulled low. For state detection an external pull-up resistor is required.




Figure 12: PWR_IND signal

2.1.12.2 Heartbeat Signal

HEART_BEAT indicates that the module is well, i.e., that its core components are working fine. The heartbeat starts at module power up, and finishes when the module is powered off. It runs at a frequency of 0.1Hz with 5 seconds high and 5 seconds low state (+/- 1.5 seconds). The heartbeat signal can for instance be used to trigger external watchdog applications.

2.1.13 JTAG Interface

For test purposes, e.g., 8D reporting without desoldering the module from the external application.

2.1.14 eMMC Interface

ALAS66A has an eMMC interface that can be used for test purposes, e.g., to write crash dumps from the module's FFS to eMMC. To connect an eMMC a separate, additional power supply is required as described in Section 2.1.14.1.

2.1.14.1 eMMC Power Supply

An eMMC requires two separate power supplies normally named VCC (3V3) and VCCQ (3V3 / 1V8). ALAS66A however, provides only a single power supply pad for eMMC, i.e., the EMMC_PWR pad. Therefore, an additional external power supply for the eMMC is necessary, and can for instance be provided through a voltage regulator enabled with the EMMC_PWR line.

A sample connecting circuit is shown in Figure 13. Note that with ALAS66A the EMMC_PWR line switches from 2.95V to 1.8V during eMMC operation.




Figure 13: eMMC power supply

2.2 GSM/UMTS/LTE Antenna Interface

The ALAS66A GSM/UMTS/LTE antenna interface comprises two GSM/UMTS/LTE main antennas as well as two UMTS/LTE Rx diversity/MIMO antennas to improve signal reliability and quality¹. The interface has an impedance of 50Ω . ALAS66A is capable of sustaining a total mismatch at the antenna interface without any damage, even when transmitting at maximum RF power.

The external antennas must be matched properly to achieve best performance regarding radiated power, modulation accuracy and harmonic suppression. Matching networks are not included on the ALAS66A PCB and should be placed in the host application, if the antenna does not have an impedance of 50Ω .

Regarding the return loss ALAS66A provides the following values in the active band:

Table 11: Return loss in the active band

State of module	Return loss of module	Recommended return loss of application
Receive	≥ 8dB	≥ 12dB
Transmit	Undefined mismatch	≥ 12dB

^{1.} By delivery default the UMTS/LTE Rx diversity/MIMO antennas are configured as available for the module since its usage is mandatory for LTE. Please refer to [1] for details on how to configure antenna settings.

2.2.1 Antenna Interface Specifications

Table 12: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹) - TBD.

Parameter	Conditions	Min.	Typical	Max.	Unit
LTE connectivity ^{2, 3}	Band 1, 2, 3, 4, 5, 7, 8, 12, 13	3, 18, 19, 2	0, 26, 28,	34, 38, 39	, 40, 41, 66
Receiver Input Sensitivity @ ARP (ch. bandwidth 5MHz)	LTE 2100 Band 1				dBm
	LTE 1900 Band 2				dBm
	LTE 1800 Band 3				dBm
	LTE 1700 Band 4				dBm
	LTE 850 Band 5				dBm
	LTE 2600 Band 7				dBm
	LTE 900 Band 8				dBm
	LTE 700 Band 12				dBm
	LTE 700 Band 13				dBm
	LTE 850 Band 18				dBm
	LTE 850 Band 19				dBm
	LTE 800 Band 20				dBm
	LTE 850 Band 26				dBm
	LTE 700 Band 28				dBm
	LTE 2000 Band 34				dBm
	LTE 2600 Band 38				dBm
	LTE 1900 Band 39				dBm
	LTE 2300 Band 40				dBm
	LTE 2300 Band 41				dBm
	LTE 2600 Band 66				dBm
RF Power @ ARP with 50Ω	LTE 2100 Band 1	+21	+23	+25	dBm
Load	LTE 1900 Band 2	+21	+23	+25	dBm
	LTE 1800 Band 3	+21	+23	+25	dBm
	LTE 1700 Band 4	+21	+23	+25	dBm
	LTE 850 Band 5	+21	+23	+25	dBm
	LTE 2600 Band 7	+21	+23	+25	dBm
	LTE 900 Band 8	+21	+23	+25	dBm
	LTE 700 Band 12	+21	+23	+25	dBm
	LTE 700 Band 13	+21	+23	+25	dBm
	LTE 850 Band 18	+21	+23	+25	dBm
	LTE 850 Band 19	+21	+23	+25	dBm
	LTE 800 Band 20	+21	+23	+25	dBm

Table 12: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹) - TBD.

Parameter	Conditions	Min.	Typical	Max.	Unit
RF Power @ ARP with 50Ω Load	LTE 850 Band 26	+21	+23	+25	dBm
	LTE 700 Band 28	+21	+23	+25	dBm
	LTE 2000 Band 34	+21	+23	+25	dBm
	LTE 2600 Band 38	+21	+23	+25	dBm
	LTE 1900 Band 39	+21	+23	+25	dBm
	LTE 2300 Band 40	+21	+23	+25	dBm
	LTE 2300 Band 41	+21	+23	+25	dBm
	LTE 2600 Band 66	+21	+23	+25	dBm
UMTS/HSPA connectivity ^{2, 3}	Band I, II, III, IV, V, VI, VIII, X	ΊΧ	•		•
Receiver Input Sensitivity @	UMTS 2100 Band I				dBm
ARP	UMTS 1900 Band II				dBm
	UMTS 1800 Band III				dBm
	UMTS 1700 Band IV				dBm
	UMTS 900 Band VIII				dBm
	UMTS 850 Band V				dBm
	UMTS 850 Band VI				dBm
	UMTS 850 Band XIX				dBm
RF Power @ ARP with 50Ω	UMTS 2100 Band I	+21	+24	+25	dBm
Load	UMTS 1900 Band II	+21	+24	+25	dBm
	UMTS 1800 Band III	+21	+24	+25	dBm
	UMTS 1700 Band IV	+21	+24	+25	dBm
	UMTS 900 Band VIII	+21	+24	+25	dBm
	UMTS 850 Band V	+21	+24	+25	dBm
	UMTS 850 Band VI	+21	+24	+25	dBm
	UMTS 850 Band XIX	+21	+24	+25	dBm
Tx noise @ ARP with max. RF power for UMTS: Band 1 channel 9777 Band 2 channel 9477	GNSS band		TBD.		dBm/Hz
GPRS coding schemes	Class 12, CS1 to CS4				ı
EGPRS	Class 12, MCS1 to MCS9				
GSM Class	Small MS				

Table 12: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹) - TBD.

Parameter		Conditions	Min.	Typical	Max.	Unit
	er input Sensi-	GSM 850 / E-GSM 900				dBm
tivity @ ARP		GSM 1800 / GSM 1900				dBm
RF Power @		GSM 850 / E-GSM 900	31	33	35	dBm
with 50Ω Load	d GSM	GSM 1800 / GSM 1900	28	30	32	dBm
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=4,	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
i.e., no		GSM 1800 / GSM 1900		26		dBm
reduction)	GPRS, 2 TX	GSM 850 / E-GSM 900		33		dBm
		GSM 1800 / GSM 1900		30		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		33		dBm
		GSM 1800 / GSM 1900		30		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		33		dBm
		GSM 1800 / GSM 1900		30		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=5)	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
(1101 11-0)		GSM 1800 / GSM 1900		26		dBm
	GPRS, 2 TX	GSM 850 / E-GSM 900		33		dBm
		GSM 1800 / GSM 1900		30		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		32.2		dBm
		GSM 1800 / GSM 1900		29.2		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		31		dBm
		GSM 1800 / GSM 1900		28		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm

Table 12: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹) - TBD.

Parameter		Conditions	Min.	Typical	Max.	Unit
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=6)	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
(KOFK=0)		GSM 1800 / GSM 1900		26		dBm
	GPRS, 2 TX	GSM 850 / E-GSM 900		31		dBm
		GSM 1800 / GSM 1900		28		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		30.2		dBm
		GSM 1800 / GSM 1900		27.2		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		29		dBm
		GSM 1800 / GSM 1900		26		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=7)	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 2 TX	GSM 850 / E-GSM 900		30		dBm
		GSM 1800 / GSM 1900		27		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		28.2		dBm
		GSM 1800 / GSM 1900		25.2		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		24		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm

Table 12: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹) - TBD.

Parameter		Conditions	Min.	Typical	Max.	Unit
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=8,	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
i.e., max.		GSM 1800 / GSM 1900		26		dBm
reduction)	GPRS, 2 TX	GSM 850 / E-GSM 900		30		dBm
		GSM 1800 / GSM 1900		27		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		24		dBm
		GSM 1800 / GSM 1900		23		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		28.2		dBm
		GSM 1800 / GSM 1900		25.2		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		22.2		dBm
		GSM 1800 / GSM 1900		21.2		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		24		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		21		dBm
		GSM 1800 / GSM 1900		20		dBm

^{1.} At restricted temperature range no active power reduction is implemented - any deviations are hardware related.

^{2.} Applies also to UMTS/LTE Rx diversity/MIMO antenna.

^{3.} Frequency ranges for LTE and UMTS bands are TBD.

2.2.2 Antenna Installation

The antennas are connected by soldering the antenna pads (ANT_TRX1, ANT_TRX2, ANT_RX3, ANT_RX4; ANT_GNSS) and their neighboring ground pads directly to the application's PCB.




Figure 14: Antenna pads (top view)

The distance between the antenna pads and their neighboring GND pads has been optimized for best possible impedance. To prevent mismatch, special attention should be paid to these pads on the application' PCB. The wiring of the antenna connection, starting from the antenna pad to the application's antenna must result in a 50Ω line impedance. Line width and distance to the GND plane need to be optimized with regard to the PCB's layer stack. Related instructions are given in Section 2.2.3.

To prevent receiver desensitization due to interferences generated by fast transients like high speed clocks on the external application PCB, it is recommended to realize the antenna connection line using embedded Stripline rather than Micro-Stripline technology. Please see Section 2.2.3 for instructions of how to design the antenna connection in order to achieve the required 50Ω line impedance.

For type approval purposes (i.e., FCC KDB 996369 related to modular approval requirements), an external application must connect the RF signal in one of the following ways:

- Via 50Ω coaxial antenna connector (common connectors are U-FL or SMA) placed as close as possible to the module's antenna pad.
- By soldering the antenna to the antenna connection line on the application's PCB (without the use of any connector) as close as possible to the module's antenna pad.
- By routing the application PCB's antenna to the module's antenna pad in the shortest possible way.

2.2.3 RF Line Routing Design

2.2.3.1 Line Arrangement Instructions

Several dedicated tools are available to calculate line arrangements for specific applications and PCB materials - for example from http://www.polarinstruments.com/ (commercial software) or from http://web.awrcorp.com/Usa/Products/Optional-Products/TX-Line/ (free software).

Embedded Stripline

This below figure shows line arrangement examples for embedded stripline.




Figure 15: Embedded Stripline line arrangement

Micro-Stripline

This section gives two line arrangement examples for micro-stripline.




Figure 16: Micro-Stripline line arrangement samples

2.2.3.2 Routing Examples

Interface to RF Connector

Figure 17 and Figure 18 show a sample connection of a module's antenna pad at the bottom layer of the module PCB with an application PCB's coaxial antenna connector. Line impedance depends on line width, but also on other PCB characteristics like dielectric, height and layer gap. The sample stripline width of 0.50mm/0.75mm and the spaces of 0.35mm/0.3mm are only recommended for an application with a PCB layer stack resembling the one of the ALAS66A evaluation board, and with layer 2 as well as layer 3 cut clear. For different layer stacks the stripline width will have to follow stripline routing rules, avoiding 90 degree corners and using the shortest distance to the PCB's coaxial antenna connector.




Figure 17: Routing to application's RF connector




Figure 18: Routing detail

2.2.4 RF Antenna Diagnostic

RF antenna (GSM/UMTS/LTE) diagnosis requires the implementation of an external antenna detection circuit. An example for such a circuit is illustrated in Figure 20. It allows to check the presence and the connection status of RF antennas.

To properly detect the antenna and verify its connection status the antenna feed point must have a DC resistance R_{ANT} of $9k\Omega$ ($\pm 3k\Omega$).

A positive or negative voltage drop (referred to as $V_{disturb}$) on the ground line may occur without having any impact on the measuring procedure and the measuring result. A peak deviation ($V_{disturb}$) of $\leq 0.8V$ from ground is acceptable.

 $V_{disturb}$ (peak) = ± 0.8V (maximum); $f_{disturb}$ = 0Hz ... 5kHz

Waveform: DC, sinus, square-pulse, peak-pulse (width = 100μ s) $R_{disturb} = 5\Omega$

To make sure that the antenna detection operates reliably, the capacitance at the module's antenna pad (i.e., the cable capacitance plus the antenna capacitance (C_{ANT})) should not be greater than 1000pF. Some types of antennas (for example "inverted F antenna" or "half loop antenna") need an RF short circuit between the antenna structure and ground to work properly. In this case the RF short circuit has to be realized via a capacitance (C_{ANT}) . For C_{ANT} we recommend a capacitance lower than 100pF (see Figure 19).




Figure 19: Resistor measurement used for antenna detection

Figure 20 shows the basic principles of an antenna detection circuit that is able to detect antennas and verify their connection status. The GPIO pads can be employed to enable the antenna detection, the ADCx_IN pads can be used to measure the voltage of external devices connected to these ADC input pads - thus determining R_{ANT} values.




Figure 20: Basic circuit for antenna detection

The following Table 13 lists possible signal states for the GPIOx signal lines in case these lines are configured and used for antenna detection.

Table 13: Possible GPIOx signal states if used for antenna diagnosis

Signal state	Meaning			
GPIOx: Input Pull down or Output low Output high	Antenna detection control (S1 in above figure): Off (diagnostic measurement is off) On (diagnostic measurement is on)			

Table 14 lists assured antenna diagnostic states depending on the measured R_{ANT} values. Note that the R_{ANT} ranges not mentioned in the below table, i.e., $1k\Omega...6k\Omega$ and $12k\Omega...40k\Omega$ are tolerance ranges. Within these tolerance ranges a decision threshold for a diagnostic application may be located. For more details and a combined sample RF/GNSS antenna detection circuit please refer to Section 2.4.3.

Table 14: Assured antenna diagnostic states

Antenna state	R _{ANT} range
Normal operation, antenna connected (resistance at feed point as required)	$R_{ANT} = 6k\Omega12k\Omega$
Antenna pad short-circuited to GND	$R_{ANT} = 01k\Omega$
Antenna not properly connected, or resistance at antenna feed point wrong or not present	$R_{ANT} = 40k\Omega\infty\Omega$
Antenna pad is short-circuited to the supply voltage of the host application, for example the vehicle's on-board power supply voltage	max. 36V

Measuring procedure for the basic circuit given in Figure 20:

The battery current flows through R1 and RA. The voltage drop on RA is divided by R3/(R3+R2) and measured by the ADCx_IN input. For the ADCx_IN voltage V_{ADCx} and the BATT+ supply voltage V_{BATT+} several measuring samples should be taken for averaging. The measured and averaged value V_{ADCx} will then be compared to three decision thresholds. The decision thresholds depend on BATT+:

Table 15: GSM/UMTS/LTE antenna diagnostic decision threshold

Decision threshold ¹		V _{ADCx}	Result
Short to GND Appr. 0,176*V _{BATT+}		<	Short-circuited to ground
	(580mV738mV)	^	Antenna connected
No antenna	Appr. 0,337*V _{BATT+} (1111mV1414mV)		
(1111mv1414mv)		^	Antenna nor properly connected
Short to power	0.146+0.405*V _{BATT+} (1482mV1888mV)		
			Short-circuited to power

^{1.} The decision thresholds depends on BATT+ and has to be calculated separately for each decision (the BATT+ voltage level V_{BATT+} is known to the system: $3.3V \le V_{BATT+} \le 4.2V$).

2.3 GNSS Antenna Interface

In addition to the RF antenna interface ALAS66A also has a GNSS antenna interface. See Section 2.1.1 to find out where the GNSS antenna pad is located. The GNSS pad's shape is the same as for the RF antenna interface (see Section 2.2.2).

It is possible to connect active or passive GNSS antennas. In either case they must have 50Ω impedance. The simultaneous operation of GSM/UMTS/LTE and GNSS is implemented. For electrical characteristics see Section 2.2.

ALAS66A provides the signal GNSS_EN to enable an active GNSS antenna power supply. Figure 21 shows the flexibility in realizing the power supply for an active GNSS antenna by giving a sample circuit realizing the supply voltage for an active GNSS antenna. For more details and a combined sample RF/GNSS antenna detection circuit please refer to Section 2.4.3.




Figure 21: Supply voltage for active GNSS antenna

Figure 22 shows a sample circuit realizing ESD protection for a passive GNSS antenna. Connecting the input ANT_GNSS_DC to GND prevents ESD from coupling into the module.




Figure 22: ESD protection for passive GNSS antenna

2.3.1 GNSS Antenna Diagnostic

GNSS antenna diagnosis does require an external detection circuit. The antenna DC supply current can be measured via ADCx_IN. The ADCx_IN input voltage (Ug) may be generated by a sample circuit shown in Figure 21. The circuit allows to check the presence and the connection status of an active GNSS antenna. Passive GNSS antennas cannot be detected. Therefore, GNSS antenna detection is only available in active GNSS antenna mode.

Having enabled the active GNSS antenna mode the presence and connection status of an active GNSS antenna can be checked. The following table lists sample current ranges for possible antenna states as well as sample voltage ranges as possible decision thresholds to distinguish between the antenna connection states.

Table 16:	Sample ranges of	the GNSS antenna	diagnostic measurements	and their possible meaning
-----------	------------------	------------------	-------------------------	----------------------------

Antenna connection status	Current ranges (I _S) ¹	Voltage ranges (U _G)
Antenna not connected	<1.4mA	
Decision threshold		59mV ±20%
Antenna connected	2.2mA20mA	
Decision threshold		825mV ±20%
Antenna short circuited to ground	>30mA	
GNSS antenna detection is not possible because GNSS antenna power supply is switched off.		

^{1.} Please note that the mA ranges 1.4mA...2.2mA and 20mA...30mA are tolerance ranges. The decision threshold should be defined within these ranges.

2.4 Sample Application

Figure 23 shows a typical example of how to integrate an ALAS66A module with an application.

The PWR_IND line is an open collector that needs an external pull-up resistor which connects to the voltage supply VCC μ C of the microcontroller. Low state of the open collector pulls the PWR_IND signal low and indicates that the ALAS66A module is active, high level notifies the Power Down mode.

If the module is in Power Down mode avoid current flowing from any other source into the module circuit, for example reverse current from high state external control lines. Therefore, the controlling application must be designed to prevent reverse flow.

While developing SMT applications it is strongly recommended to provide test points for certain signals, i.e., lines to and from the module - for debug and/or test purposes. The SMT application should allow for an easy access to these signals. For details on how to implement test points see [3].

The EMC measures are best practice recommendations. In fact, an adequate EMC strategy for an individual application is very much determined by the overall layout and, especially, the position of components.

Some LGA pads are connected to clocks or high speed data streams that might interfere with the module's antenna. The RF receiver would then be blocked at certain frequencies (self interference). The external application's PCB tracks connected to these pads should therefore be well shielded or kept away from the antenna. This applies especially to the USB and UICC/SIM interfaces.

Depending on the micro controller used by an external application ALAS66A's digital input and output lines may require level conversion. Section 2.4.2 shows a possible sample level conversion circuit.

The analog-to-digital converter (ADCx_IN lines) can be used for antenna diagnosis. A sample antenna detection circuit can be found in Figure 25 and Figure 26.

Disclaimer:

No warranty, either stated or implied, is provided on the sample schematic diagram shown in Figure 23 and the information detailed in this section. As functionality and compliance with national regulations depend to a great amount on the used electronic components and the individual application layout manufacturers are required to ensure adequate design and operating safeguards for their products using ALAS66A modules.




Figure 23: ALAS66A sample application


2.4.1 Prevent Back Powering

Because of the very low power consumption design, current flowing from any other source into the module circuit must be avoided in any case, for example reverse current from high state external control lines while the module is powered down. Therefore, the external application must be designed to prevent reverse current flow. Otherwise there is the risk of undefined states of the module during startup and shutdown or even of damaging the module. A simple solution preventing back powering is the usage of VEXT for level shifters, as Figure 24 shows. If level shifters are not really required, it is also possible to employ buffers.

While the module is in power down mode, VEXT must have a level lower than 0.3V after a certain time. If this is not the case the module is fed back by the application interface - recognizing such a fault state is possible by VEXT.

2.4.2 Sample Level Conversion Circuit

Depending on the micro controller used by an external application ALAS66A's digital input and output lines (i.e., ASC0 lines) may require level conversion. The following Figure 24 shows sample circuits with recommended level shifters for an external application's micro controller (with VLOGIC between 3.0V...3.6V). The level shifters can be used for digital input and output lines with V_{OH} max=1.85V or V_{IH} max=1.85V. The circuits recommend below would also be suitable for back powering protection.






Figure 24: Sample level conversion circuits

2.4.3 Sample Circuit for Antenna Detection

The following figures explain how an RF antenna detection circuit may be implemented for ALAS66A to be able to detect connected antennas (for basic circuit and diagnostic principles - including usage of GPIO and ADCx_IN pads - please refer to Section 2.2.4). Figure 25 gives a general overview, Figure 26 depicts the actual antenna detection layout and shows how ESD protection, i.e., the RF/DC bridge, will have to be handled.

Properties for the components mentioned in Figure 25 and Figure 26 are given in Table 17 - parts list.




Figure 25: Antenna detection circuit sample - overview




Figure 26: Antenna detection circuit sample - schematic

Table 17: Antenna detection reference circuit - parts list

Reference	Part	Value	Tolerance	Conditions	Size
R1,2,17,18	Resistor	22R			
R3,4,19,20	Resistor	10k		≥ 125mW	
R5,6,21,22	Resistor	140k	1%		
R7,8,23,24	Resistor	100k	1%		
R9,10	Resistor	100k			
R11,12	Resistor	10k		≥ 125mW	
R13,14,15,16	Resistor	4k4 (e.g., 2x2k2 or 4x1k1)	1%	≥ 300mW	
C1,2,7,8	Capacitor	22p		50V	≤ 0402
C3,4,9,10	Capacitor	100n		50V	
C5,6,11,12	Capacitor	100n		10V	
V1,2,8,9	Schottky diode	RB520-40		40V	
V3,4,6,7,10,1 1	Transistor	BC857			
V5	Transistor	BC847			
			•	•	•
L1,2,3,4	Inductor	39nH		Wire wound High Q	0402

3 GNSS Interface

ALAS66A integrates a GNSS receiver that offers the full performance of GPS/GLONASS technology. The GNSS receiver is able to continuously track all satellites in view, thus providing accurate satellite position data.

The integrated GNSS receiver supports the NMEA protocol via USB or ASC0 interface. NMEA is a combined electrical and data specification for communication between various (marine) electronic devices including GNSS receivers. It has been defined and controlled by the US based National Marine Electronics Association. For more information on the NMEA Standard please refer to http://www.nmea.org.

Depending on the receiver's knowledge of last position, current time and ephemeris data, the receiver's startup time (i.e., TTFF = Time-To-First-Fix) may vary: If the receiver has no knowledge of its last position or time, a startup takes considerably longer than if the receiver has still knowledge of its last position, time and almanac or has still access to valid ephemeris data and the precise time. For more information see Section 3.1.

By default, the GNSS receiver is switched off. It has to be switched on and configured.

Dead Reckoning Sync Line:

Dead reckoning solutions are used in (automotive) platforms to determine the (vehicles) location even when there is no GNSS signal available (e.g. in tunnels, basement garages or even between high buildings in cities).

In addition to dead reckoning related NMEA sentences, ALAS66A provides a dead reckoning synchronization line (DR_SYNC line) to be employed in external dead reckoning applications. DR_SYNC is derived from the GNSS signal clock as 1 pulse per second (1PPS) signal, with a frequency of 1Hz, an accuracy of +/-5 ms, and a high state pulse of 1ms. The DR_SYNC signal is provided as long as synchronized with the GNSS satellite clock, and continues after GNSS signal loss. DR_SYNC can be configured for the GPIO1 pad.

For electrical characteristics see Table 4.

3.1 GNSS Interface Characteristics

The following tables list general characteristics of the GNSS interface.

 Table 18:
 GNSS properties (TBD.)

Parameter	Conditions	Min.	Typical	Max.	Unit
Frequency	GPS GLONASS Beidou Galileo				MHz
Tracking Sensitivity	Open sky Active antenna or LNA Passive antenna				dBm
Acquisition Sensitivity	Open sky Active antenna or LNA Passive antenna				dBm
Cold Start sensitivity					dBm
Time-to-First-Fix (TTFF)	Cold				s
	Warm				S

Through the external GNSS antenna DC feeding the module is able to supply an active GNSS antenna. The supply voltage level at the GNSS antenna interface depends on the GNSS configuration.

Table 19: Power supply for active GNSS antenna

Function	Setting samples	Ю	Signal form and level
GNSS active antenna supply	Supply voltage with: GNSS receiver off Active antenna off	0	GNSS supply voltage level
	Supply voltage with: GNSS receiver on Active antenna on SLEEP mode	0	GNSS supply voltage level
	Supply voltage with: GNSS receiver on Active antenna auto	Ο	GNSS supply voltage level

4 Operating Characteristics

4.1 Operating Modes

The table below briefly summarizes the various operating modes referred to throughout the document.

Table 20: Overview of operating modes

Mode	Function					
Normal operation	GSM / GPRS / UMTS / HSPA / LTE SLEEP	Power saving set automatically when no call is in progress and the USB connection is detached and no active communication via ASC0. Also, the GNSS active antenna mode has to be turned off or set to "auto"				
	GSM / GPRS / UMTS / HSPA / LTE IDLE	Power saving disabled or an USB connection active, but no data transfer in progress.				
	GSM TALK/ GSM DATA	Connection between two subscribers is in progress. Power consumption depends on the GSM network coverage and several connection settings (e.g. DTX off/on, FR/EFR/HR, hopping sequences and antenna connection). The following applies when power is to be measured in TALK_GSM mode: DTX off, FR and no frequency hopping.				
	GPRS DATA	GPRS data transfer in progress. Power consumption depends on network settings (e.g. power control level), uplink / downlink data rates and GPRS configuration (e.g. used multislot settings).				
	EGPRS DATA	EGPRS data transfer in progress. Power consumption depends on network settings (e.g. power control level), uplink / downlink data rates and EGPRS configuration (e.g. used multislot settings).				
	UMTS TALK/ UMTS DATA	UMTS data transfer in progress. Power consumption depends on network settings (e.g. TPC Pattern) and data transfer rate.				
	HSPA DATA	HSPA data transfer in progress. Power consumption depends on network settings (e.g. TPC Pattern) and data transfer rate.				
	LTE DATA	LTE data transfer in progress. Power consumption depends on network settings, data transfer rates, and carrier aggregation/MIMO configuration.				
Power Down	Normal shutdown. Software is not active. Interfaces are not accessible. Operating voltage (connected to BATT+) remains applied. Only a voltage regulator is active for powering the RTC, as long as operating voltage applied at BATT+ does not drop below approx. 1.4V.					
Airplane mode		its down the radio part of the module, causes the module to log off from etwork and disables all commands whose execution requires a radio con-				

4.2 Power Up/Power Down Scenarios

In general, be sure not to turn on ALAS66A while it is beyond the safety limits of voltage (see Section 2.1.2.1) and temperature (see Section 4.5). ALAS66A immediately switches off after having started and detected these inappropriate conditions. In extreme cases this can cause permanent damage to the module.

4.2.1 Turn on ALAS66A

When the ALAS66A module is in Power Down mode, it can be started to Normal mode by driving the IGT (ignition) line to ground. It is required to use an open drain/collector driver to avoid current flowing into this signal line. Pulling this signal low triggers a power-on sequence. To turn on ALAS66A, it is strongly recommended to keep IGT active low for at least 100 milliseconds, even though under certain conditions a period of less than 100 milliseconds might be sufficient. After turning on ALAS66A, IGT should be set inactive to prevent the module from turning on again after a shut down by EMERG_OFF. For details on signal states during startup see also Section 4.2.2.




Figure 27: Power-on with IGT

Note: After power up IGT should remain high. Also note that with a USB connection the USB host may take some seconds to set up the virtual COM port connection.

After startup or mode change the following URCs are sent to every port able to receive commands indicating the module's ready state (this may take up to approx. 36s):

- "^SYSSTART" indicates that the module has entered Normal mode.
- "ASYSSTART AIRPLANE MODE" indicates that the module has entered Airplane mode.

These URCs notify the external application that the first command can be sent to the module. If these URCs are not used to detect then the only way of checking the module's ready state can be checked by polling, e.g., send characters until the module is responding.

4.2.2 Signal States after First Startup

Table 21 describes the various states each interface signal passes through after startup until the system is active.

Signals are in an initial state while the module is initializing. Once the startup initialization has completed, i.e. when the firmware is running, all signals are in a specific defined state. The state of some signals may change again once a respective interface is activated or configured.

Table 21: Signal states

Signal name	Pad no.	Reset phase (ignition)	Hardware init	Firmware init	System active
		0 - 100ms	100ms - 5s	5s - 36s	>36s
CCIN	N19	PD	PD/PU	PD/PU> PU	PU
CCRST	L19	L	L	1.8V/3V Data	L
CCIO	J19	L	L	1.8V/3V Data	L
CCCLK	M19	L	L	1.8V/3V CLK	L
RXD0	F18	Tri	PD> PU	PU> Tri	Tri
TXD0	H19	Tri	PD> PU	PU> Tri	Tri
CTS0	G19	Tri	PD> PU	PU> Tri	Tri
RTS0	G20	Tri	PD> PU	PU> Tri	Tri
RXD1	R9	Tri	PD> PU	PU> Tri	Tri
TXD1	R8	Tri	PD> PU	PU> Tri	Tri
CTS1	R7	Tri	PD> PU	PU> Tri	Tri
RTS1	R6	Tri	PD> PU	PU> Tri	Tri
DIN2	N9	Tri	PU> PD	PD	PD
BCLK2	N10	Tri	PD	PD> Tri	2kHz clock, around 1.8kHz
FSC2	N7	Tri	PD	PD> Tri (after approx. 33s)	Activity 1.8Hz
DOUT2	N8	Tri	PD	PD> L	L
I2CDAT1	M9	Tri	PD> PU	PU	PU
I2CCLK1	M10	Tri	PD> PU	PU	PU
I2CDAT2	M11	Tri	PD> PU	PU	PU
I2CCLK2	M12	Tri	PD> PU	PU	PU
EMERG_OFF	F16	PD	PU	PU	PU
PCIE_HOST_ RST	R11	Tri	PD> L	2 packets activity (11s and 13s)	L
PCIE_HOST_ WAKE	R10	Tri	PD	PD> Tri	Tri
PCIE_CLK_ REQ	R14	Tri	PD	PD> L	L
PCIE_CLK_P	P16	Tri/PCIe	Tri/PCIe	2 packets activity (11s and 13s)	Tri/PCIe
PCIE_CLK_M	P17	Tri/PCIe	Tri/PCIe	2 packets activity (11s and 13s)	Tri/PCIe
PCIE_RX_P	T12	Tri/PCIe	Tri/PCle	2 packets activity (11s and 13s)	Tri/PCIe
PCIE_RX_M	T13	Tri/PCIe	Tri/PCle	2 packets activity (11s and 13s)	Tri/PCIe
PCIE_TX_P	T15	Tri/PCIe	Tri/PCle	2 packets activity (11s and 13s)	Tri/PCIe
PCIE_TX_M	T16	Tri/PCIe	Tri/PCle	2 packets activity (11s and 13s)	Tri/PCIe

Table 21: Signal states

Signal name	Pad no.	Reset phase (ignition)	Hardware init	Firmware init	System active
		0 - 100ms	100ms - 5s	5s - 36s	>36s
ANT_SW1	E12	Tri	PD	PD	L
ANT_SW2	E11	Tri	PD	PD	L
ANT_SW3	E10	Tri	PD	PD	L
ANT_GNSS_ DC	A17	L	L	L	L
GNSS_EN	D13	PD	PD	PD	PD
ADC1_IN	D10	Tri	Tri	Tri	Tri
ADC2_IN	D11	Tri	Tri	Tri	Tri
ADC4_IN	D8	Tri	Tri	Tri	Tri
ADC5_IN	D9	Tri	Tri	Tri	Tri
JTAG_WD_ DISABLE	M8	Tri	PD	PD> H (after 24s)	Н
JTAG_TCK	C18	L	Н	Н	Н
JTAG_TMS	D14	L	Н	Н	Н
JTAG_TRST	D15	Tri	PD	PD	PD
JTAG_TDI	D16	L	Н	Н	Н
JTAG_SRST	D17	L	Н	Н	Н
JTAG_TDO	D18	L	Н	Н	Н
JTAG_PS_ HOLD	E13	Tri	Н	Н	Н
EMMC_D0	N15	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD
EMMC_D1	M14	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD
EMMC_D2	N14	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD
EMMC_D3	P14	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD
EMMC_D4	N12	Tri	PD	PD	PD
EMMC_D5	N13	Tri	PD	PD	PD
EMMC_D6	M13	Tri	PD	PD	PD
EMMC_D7	P12	Tri	L	L	L
EMMC_CLK	P15	Tri	PD> L	50ms CLK and 950ms PD	50ms CLK and 950ms PD
EMMC_CMD	P13	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD
EMMC_DETECT	L7	Tri	PD> PU	PU	PU
EMMC_PWR	L15	L	L	50ms 2.85V and 950ms L (after 3s)	50ms 2.85V and 950ms L
GPIO1	E8	Tri	PD	PD> L	L
GPIO2	T7	Tri	PD	PD	PD
GPIO4	L20	Tri	PD	PD	PD
GPIO5	P6	Tri	PD	PD	PD
GPIO6	H18	Tri	PU> PD	PD	PD
GPIO7	E9	Tri	PD	PD	PD
GPIO8	M20	Tri	PD	PD	PD
GPIO9	T10	Tri	PD	PD> H	Data/H
GPIO10	T8	Tri	PD	PD> Tri	Tri
GPIO11	D12	L	Н	Н	Н

Table 21: Signal states

Signal name	Pad no.	Reset phase (ignition) 0 - 100ms	Hardware init	Firmware init	System active
			100ms - 5s	5s - 36s	>36s
GPIO15	Т9	Tri	PD	PD> H (after 6s)	Н
GPIO16	R17	Tri	PD	PD> PU (after 28s)	PU
GPIO17	M7	Tri	PD	PD> H (after 24s)	Н
GPIO18	F17	PD	PD	PD	PD
GPIO19	J20	Tri	PD> PU	PU> PD	PU
GPIO20	G18	Tri	PU	PD	PD
GPIO21	F19	Tri	PD	PD	PD
GPIO22	M15	Tri	PD	PD	PD
HEART_BEAT	C17	Tri	PD	H> L with 0.1Hz frequency)	H> L with 0.1Hz frequency)
USB_SSTX_P	H16	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_SSTX_N	H17	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_SSRX_P	K16	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_SSRX_N	K17	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_DP	M16	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_DN	M17	Tri/USB	Tri/USB	Tri/USB	Tri/USB
VUSB_IN	P18	L (no value)	L (no value)	L (no value)	L (no value)
IGT	D19	PU	PU	PU	PU
PWR_IND	R5	Tri	L	L	L
VEXT	E18	L	1.8V	1.8V	1.8V

H = High level in Push-Pull configuration	PD = Pull down configuration PU = Pull up configuration
Tri = Tristate configuration	

4.2.3 Turn off or Restart ALAS66A

To switch off or restart the module the following procedures may be used:

- Software controlled shutdown procedure: Software controlled over the serial application interface. See Section 4.2.3.1.
- Software controlled restart procedure: Software controlled over the serial application interface. See Section 4.2.3.2.
- Hardware controlled shutdown procedure: Hardware controlled shutdown by IGT line. See Section 4.2.3.3.
- Hardware controlled shutdown or restart procedure: Hardware controlled shutdown or restart by EMERG_OFF line. See Section 4.2.3.4.
- Automatic shutdown (software controlled): See Section 4.2.4
 - Takes effect if ALAS66A board temperature exceeds a critical limit

In case the dedicated software or hardware controlled shutdown procedures described in the section below fail or hang for some reason, it may become necessary to disconnect BATT+ in order to shut down the module. Please refer to Section 4.2.3.5 for a description of this context.

4.2.3.1 Switch off ALAS66A Using Shutdown Command

The best and safest approach to powering down ALAS66A is to issue the shutdown command. This procedure lets ALAS66A log off from the network and allows the software to enter into a secure state and save data before disconnecting the power supply. The mode is referred to as Power Down mode. While powering down the module may still send some URCs. The shutdown command's "OK" response indicates that the data has been stored non-volatile and the module will turn down in a few seconds. The complete power down procedure may take approx. 20s. To verify that the module definitely turned off, it is possible to monitor the PWR_IND signal. A high state of the PWR_IND signal line indicates that the module is being switched off as shown in Figure 28.

Be sure not to disconnect the supply voltage V_{BATT+} before the module's switch off procedure has been completed and the VEXT signal has gone low. Otherwise you run the risk of losing data. Signal states during switch off are shown in Figure 28.

While ALAS66A is in Power Down mode the application interface is switched off and must not be fed from any other source. Therefore, your application must be designed to avoid any current flow into any digital signal lines of the application interface. No special care is required for the USB interface which is protected from reverse current.




Figure 28: Signal states during turn-off procedure

- Note 1: VEXT can be used in solutions to prevent back powering (see also Section 2.4.1). It should have a level lower than 0.3V after module shutdown.
- Note 2: After module shutdown by means of AT command, i.e., after the VEXT level went below 0.3V, please allow for a time period of at least 1 second before restarting the module.

4.2.3.2 Restart ALAS66A Using Restart Command

The best and safest approach to restart ALAS66A is by restart command.

4.2.3.3 Turn off ALAS66A Using IGT Line

The IGT line can be configured for use in two different switching modes: You can configure the IGT line to switch on the module only, or to switch it on and off. This approach is useful for external application manufacturers who wish to have an ON/OFF switch installed on the host device.


By factory default, the ON/OFF switch mode of IGT is disabled.

Take great care before changing the switching mode of the IGT line. To ensure that the IGT line works properly as ON/OFF switch it is of vital importance that the following conditions are

Switch-on condition: If the ALAS66A is off, the IGT line must be asserted for at least 100 milliseconds before being released.

Switch-off condition: If the ALAS66A is on, the IGT line must be asserted for at least 2.1 seconds before being released. The module switches off after the line is released. The switch-off routine is identical with the procedure initiated by AT^SMSO, i.e. the software performs an orderly shutdown as described in Section 4.2.3.1.

Before switching off the module wait at least 36 seconds after startup.



- 1 Triggers switch ON routine
- 2 Triggers switch OFF routine


Figure 29: Timing of IGT if used as ON/OFF switch

4.2.3.4 Turn off or Restart ALAS66A in Case of Emergency

Caution: Use the EMERG_OFF line only when, due to serious problems, the software is not responding for more than 5 seconds. Pulling the EMERG_OFF line causes the loss of all information stored in the volatile memory. Therefore, this procedure is intended only for use in case of emergency, e.g. if ALAS66A does not respond, if reset or shutdown via command fails.

The EMERG_OFF line is available on the application interface and can be used to turn off or to restart the module. In any case the EMERG_OFF line must be pulled to ground until the Power Down mode is reached, as indicated by PWR_IND=high. To control the EMERG_OFF line it is required to use an open drain / collector driver. EMERG_OFF is pulled high internally.


Now, to permanently turn off the module, the IGT line has to be set to high (inactive) before the EMERG_OFF line is released. The module will then switch off and needs to be restarted at a later time. This switch off behavior is shown in Figure 30.



- 1) The time to Power Down mode (t_{PD}) depends on the operating state and can be up to 2000ms. PWR_IND should be monitored by the external application. Note that a low impulse at EMERG_OFF for more than 2000ms will reset the module's RTC.
- 2) The power supply voltage (BATT+) may be disconnected only after having reached Power Down mode as indicated by the PWR_IND signal going high. The power supply has to be available (again) before the module is restarted.

Figure 30: Shutdown by EMERG_OFF signal

To simply restart the module, the IGT line has to continue to be driven low (active) for at least 100ms after having released the EMERG_OFF line. The module will then switch off and restart automatically. This restart behavior is shown in Figure 31.



1) The time to module reset (t_{RESET}) must be \geq 100ms

Figure 31: Restart by EMERG_OFF signal

4.2.3.5 Overall Shutdown Sequence

In case the above described dedicated software or hardware controlled shutdown procedures fail or hang for some reason, it may become necessary to disconnect BATT+ in order to ultimately shut down the module. Figure 32 shows a flow chart that illustrates how an overall shutdown sequence might be implemented.




Figure 32: Overall shutdown sequence

4.2.4 Automatic Shutdown

Automatic shutdown takes effect if:

- The ALAS66A board is exceeding the critical limits of overtemperature or undertemperature
- Undervoltage or overvoltage is detected

The automatic shutdown procedure is equivalent to the power down initiated with the shutdown command, i.e. ALAS66A logs off from the network and the software enters a secure state avoiding loss of data.

Alert messages transmitted before the device switches off are implemented as Unsolicited Result Codes (URCs). The presentation of the temperature URCs can be enabled or disabled. The URC presentation mode varies with the condition, please see Section 4.2.4.1 to Section 4.2.4.4 for details.

4.2.4.1 Thermal Shutdown

The board temperature is constantly monitored by an internal NTC resistor located on the PCB. The values detected by the NTC resistor are measured directly on the board and therefore, are not fully identical with the ambient temperature.

Each time the board temperature goes out of range or back to normal, ALAS66A instantly displays an alert (if enabled).

- URCs indicating the level "1" or "-1" allow the user to take appropriate precautions, such as
 protecting the module from exposure to extreme conditions. The presentation of the URCs
 depends on configuration settings.
 - The Presentation of URCs is enabled during the 2 minutes guard period after start-up of ALAS66A. After expiry of the 2 minutes guard period, the presentation will be disabled, i.e. no URCs with alert levels "1" or "-1" will be generated.
- URCs indicating the level "2" or "-2" are instantly followed by an orderly shutdown, except in cases described in Section 4.2.4.2. The presentation of these URCs is always enabled, i.e. they will be output even though the factory setting was never changed.

The (maximum) temperature ratings are stated in Section 4.5. Temperature limits and associated URCs are listed in the below Table 22.

Table 22: Board temperature warning and switch off level

Parameter	Temperature	URC	Notes
High temperature switch off active	<u>></u> +97°C	^SCTM_B: 2	Possible deviation is typically
High temperature switch off release	<u><</u> +96°C	^SCTM_B: 1	+-2°C.
High temperature warning active	≥ +86°C	^SCTM_B: 1	
High temperature warning release	<u><</u> +85°C	^SCTM_B: 0	
Operating temperature range	-30°C+85°C		
Low temperature warning release	≥ -30°C	^SCTM_B: 0	Possible deviation is typically
Low temperature warning active	<u><</u> -31°C	^SCTM_B: -1	+-2°C.
Low temperature switch off release	≥ -40°C	^SCTM_B: -1	
Low temperature switch off active	<u><</u> -42°C	^SCTM_B: -2	

4.2.4.2 Deferred Shutdown at Extreme Temperature Conditions

In the following cases, automatic shutdown will be deferred if a critical temperature limit is exceeded:

- While an emergency call is in progress.
- During a two minute guard period after power-up. This guard period has been introduced in order to allow for the user to make an emergency call. The start of any one of these calls extends the guard period until the end of the call. Any other network activity may be terminated by shutdown upon expiry of the guard time.

While in a "deferred shutdown" situation, ALAS66A continues to measure the temperature and to deliver alert messages, but deactivates the shutdown functionality. Once the 2 minute guard period is expired or the call is terminated, full temperature control will be resumed. If the temperature is still out of range, ALAS66A switches off immediately (without another alert message).

Caution: Automatic shutdown is a safety feature intended to prevent damage to the module. Extended usage of the deferred shutdown facilities provided may result in damage to the module, and possibly other severe consequences.

4.2.4.3 Undervoltage Shutdown

If the measured battery voltage is no more sufficient to set up a call the following URC will be presented:

^SBC: Undervoltage.

The URC indicates that the module is close to the undervoltage threshold. If undervoltage persists the module keeps sending the URC several times before switching off automatically.

This type of URC does not need to be activated by the user. It will be output automatically when fault conditions occur.

4.2.4.4 Overvoltage Shutdown

The overvoltage shutdown threshold is 100mV above the maximum supply voltage V_{BATT+} specified in Table 4.

When the supply voltage approaches the overvoltage shutdown threshold the module will send the following URC:

^SBC: Overvoltage warning

This alert is sent once.

When the overvoltage shutdown threshold is exceeded the module will send the following URC ^SBC: Overvoltage shutdown before it shuts down cleanly.

This type of URC does not need to be activated by the user. It will be output automatically when fault conditions occur.

Keep in mind that several ALAS66A components are directly linked to BATT+ and, therefore, the supply voltage remains applied at major parts of ALAS66A, even if the module is switched off. Especially the power amplifier is very sensitive to high voltage and might even be destroyed.

4.3 Power Saving

ALAS66A is able to reduce its functionality to a minimum (during the so-called SLEEP mode) in order to minimize its current consumption. The following sections explain the module's network dependent power saving behavior.

The implementation of the USB host interface also influences the module's power saving behavior and therefore its current consumption. For more information see Section 2.1.3. Another feature influencing the current consumption is the configuration of the GNSS antenna interface. For details see Section 3.1.

4.3.1 Power Saving while Attached to GSM Networks

The power saving possibilities while attached to a GSM network depend on the paging timing cycle of the base station. The duration of a paging timing cycle can be calculated using the following formula:

t = 4.615 ms (TDMA frame duration) * 51 (number of frames) * DRX value.

DRX (Discontinuous Reception) is a value from 2 to 9, resulting in paging timing cycles between 0.47 and 2.12 seconds. The DRX value of the base station is assigned by the GSM network operator.

Now, a paging timing cycle consists of the actual fixed length paging plus a variable length pause before the next paging. In the pauses between listening to paging messages, the module resumes power saving, as shown in Figure 33.




Figure 33: Power saving and paging in GSM networks

The varying pauses explain the different potential for power saving. The longer the pause the less power is consumed.

Generally, power saving depends on the module's application scenario and may differ from the above mentioned normal operation. The power saving interval may be shorter than 0.47 seconds or longer than 2.12 seconds.

4.3.2 Power Saving while Attached to WCDMA Networks

The power saving possibilities while attached to a WCDMA network depend on the paging timing cycle of the base station.

During normal WCDMA operation, i.e., the module is connected to a WCDMA network, the duration of a paging timing cycle varies. It may be calculated using the following formula:

 $t = 2^{DRX \text{ value } *} 10 \text{ ms}$ (WCDMA frame duration).

DRX (Discontinuous Reception) in WCDMA networks is a value between 6 and 9, thus resulting in paging timing cycles between 0.64 and 5.12 seconds. The DRX value of the base station is assigned by the WCDMA network operator.

Now, a paging timing cycle consists of the actual fixed length paging plus a variable length pause before the next paging. In the pauses between listening to paging messages, the module resumes power saving, as shown in Figure 34.



Figure 34: Power saving and paging in WCDMA networks

The varying pauses explain the different potential for power saving. The longer the pause the less power is consumed.

Generally, power saving depends on the module's application scenario and may differ from the above mentioned normal operation. The power saving interval may be shorter than 0.64 seconds or longer than 5.12 seconds.

4.3.3 Power Saving while Attached to LTE Networks

The power saving possibilities while attached to an LTE network depend on the paging timing cycle of the base station.

During normal LTE operation, i.e., the module is connected to an LTE network, the duration of a paging timing cycle varies. It may be calculated using the following formula:

t = DRX Cycle Value * 10 ms

DRX cycle value in LTE networks is any of the four values: 32, 64, 128 and 256, thus resulting in paging timing cycles between 0.32 and 2.56 seconds. The DRX cycle value of the base station is assigned by the LTE network operator.

Now, a paging timing cycle consists of the actual fixed length paging plus a variable length pause before the next paging. In the pauses between listening to paging messages, the module resumes power saving, as shown in Figure 35.




Figure 35: Power saving and paging in LTE networks

The varying pauses explain the different potential for power saving. The longer the pause the less power is consumed.

Generally, power saving depends on the module's application scenario and may differ from the above mentioned normal operation. The power saving interval may be shorter than 0.32 seconds or longer than 2.56 seconds.

4.4 Power Supply

ALAS66A needs to be connected to a power supply at the SMT application interface - 4 lines BATT+, and GND. There are two separate voltage domains for BATT+:

- BATT+_RF with 2 lines for the RF power amplifier supply
- BATT+ with 2 lines for the general power management

The main power supply from an external application has to be a single voltage source and has to be expanded to two sub paths (star structure). Each voltage domain must be decoupled by application with low ESR capacitors (\geq 47 μ F MLCC @ BATT+; \geq 4x47 μ F MLCC @ BATT+_RF) as close as possible to LGA pads. Figure 36 shows a sample circuit for decoupling capacitors for BATT+.




Figure 36: Decoupling capacitor(s) for BATT+

The power supply of ALAS66A must be able to provide the peak current during the uplink transmission.

All key functions for supplying power to the device are handled by the power management IC. It provides the following features:

- Stabilizes the supply voltages for the baseband using switching regulators and low drop linear voltage regulators.
- Switches the module's power voltages for the power-up and -down procedures.
- Delivers, across the VEXT line, a regulated voltage for an external application.
- LDO to provide SIM power supply.

4.4.1 Power Supply Ratings

Table 23 and Table 24 assemble various voltage supply and current consumption ratings for the supported modules. Possible ratings are preliminary and will have to be confirmed.

Table 23: Voltage supply ratings

	Description	Conditions	Min	Тур	Max	Unit
BATT+	Supply voltage	Directly measured at Module. Voltage must stay within the min/max values, including voltage drop, ripple, spikes	3.3	3.8	4.2	V
	Maximum allowed voltage drop during transmit burst	Normal condition, power control level for Pout max			400	mV
	Voltage ripple	Normal condition, power control level for Pout max @ f <= 250 kHz @ f > 250 kHz			120 90	${ m mV}_{ m pp}$ ${ m mV}_{ m pp}$

Table 24: Current consumption ratings (to be continued)

	Description	Conditions			Typical rating	Unit
I _{BATT+} 1	OFF State supply	Power Down	RTC off	USB disconnected	30	μA
	current			USB connected	60	
			RTC on	USB disconnected	90	
				USB connected	120	
	Average GSM	SLEEP ² @ DF	-	USB disconnected	1.7	mA
	supply current	(no communic the module)		USB suspend	13.2	
		SLEEP ² @ DF		USB disconnected	1.9	mA
		(no communic the module)	ation with	USB suspend	13.4	
		SLEEP ² @ DF		USB disconnected	2.5	mA
		(no communic the module)	ation with	USB suspend	14	
		IDLE ³ @ DRX		USB disconnected	60	mA
		(UART/USB ac no communica the module)	,	USB active	70	
		Voice call GSN PCL=5	/1850/900;	@ 50Ω	330	mA
		GPRS Data tra GSM850/900;		ROPR=8 (max. reduction)	320	mA
		1Tx/4Rx	1Tx/4Rx	ROPR=4 (no reduction)		
		GPRS Data tra GSM850/900;		ROPR=8 (max. reduction)	430	mA
	2Tx/	2Tx/3Rx		ROPR=4 (no reduction)	540	
		GPRS Data transfer GSM850/900; PCL=5;		ROPR=8 (max. reduction)	650	mA
		4Tx/1Rx		ROPR=4 (no reduction)	980	
				@ total mismatch		

Table 24: Current consumption ratings (to be continued)

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average GSM supply current	EDGE Data transfer GSM850/900; PCL=5;	ROPR=8 (max. reduction)	220	mA
		1Tx/4Rx	ROPR=4 (no reduction)		
		EDGE Data transfer GSM850/900; PCL=5;	ROPR=8 (max. reduction)	340	mA
		2Tx/3Rx	ROPR=4 (no reduction)	360	
		EDGE Data transfer GSM850/900; PCL=5;	ROPR=8 (max. reduction)	600	mA
		4Tx/1Rx	ROPR=4 (no reduction)	630	
		Voice call GSM1800/ 1900; PCL=0	@ 50Ω	240	mA
		GPRS Data transfer GSM1800/1900;	ROPR=8 (max. reduction)	230	mA
		PCL=0; 1Tx/4Rx	ROPR=4 (no reduction)		
		GPRS Data transfer GSM1800/1900; PCL=0; 2Tx/3Rx	ROPR=8 (max. reduction)	340	mA
			ROPR=4 (no reduction)	390	
		GPRS Data transfer GSM1800/1900; PCL=0; 4Tx/1Rx	ROPR=8 (max. reduction)	500	mA
			ROPR=4 (no reduction)	640	
		EDGE Data transfer GSM1800/1900;	ROPR=8 (max. reduction)	190	mA
		PCL=0; 1Tx/4Rx	ROPR=4 (no reduction)		
		EDGE Data transfer GSM1800/1900;	ROPR=8 (max. reduction)	300	mA
		PCL=0; 2Tx/3Rx	ROPR=4 (no reduction)	330	
		EDGE Data transfer GSM1800/1900;	ROPR=8 (max. reduction)	470	mA
		PCL=0; 4Tx/1Rx	ROPR=4 (no reduction)	630	
	Peak current	Voice call GSM850/900;	@ 50Ω	2.2	Α
	during GSM transmit burst	PCL=5	@ total mismatch	2.9	
		Voice call GSM1800/	@ 50Ω	1.5	Α
		1900; PCL=0	@ total mismatch	1.7	
I _{BATT+} 1	Average GSM supply current (GNSS on)	GSM active (UART/USB a GNSS NMEA output off	,	80	mA
	(GINGG UII)	GSM active (UART/USB a GNSS NMEA output on ⁴	active); @ DRX=2 &	80	mA

Table 24: Current consumption ratings (to be continued)

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average UMTS	SLEEP ² @ DRX=9	USB disconnected	1.6	mA
	supply current	(no communication with the module)	USB suspend	13.1	
	Voice calls and	SLEEP ² @ DRX=8	USB disconnected	1.8	mA
	Data transfers measured	(no communication with the module)	USB suspend	13.3	
	@ maximum Pout	SLEEP ² @ DRX=6	USB disconnected	2.3	mA
		(no communication with the module)	USB suspend	13.8	
		IDLE ³ @ DRX=6	USB disconnected	60	mA
		(UART/USB active, but no communication with the module)	USB active	70	
		UMTS Data transfer	@ 50Ω	600	mA
		Band I	@ total mismatch	810	
		UMTS Data transfer Band II	@ 50Ω	600	mA
		Band II	@ total mismatch	890	
		UMTS Data transfer Band III	@ 50Ω	640	mA
		band III	@ total mismatch	820	
		UMTS Data transfer	@ 50Ω	640	mA
		Band IV	@ total mismatch	790	
		UMTS Data transfer	@ 50Ω	590	mA
		Band V/VI/XIX	@ total mismatch	690	
		UMTS Data transfer	@ 50Ω	530	mA
		Band VIII	@ total mismatch	620	
I _{BATT+} 1	Average UMTS supply current	WCDMA active (UART / @ DRX=6 & GNSS NME		80	mA
	(GNSS on)	WCDMA active (UART / @ DRX=6 & GNSS NME	USB active); A output on ⁴	80	mA

Table 24: Current consumption ratings (to be continued)

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average LTE sup-		USB disconnected	1.9	mA
	ply current (FDD) ⁵	Occasions" = 256	USB suspend	13.5]
	Data transfers measured	SLEEP ² @ "Paging	USB disconnected	2.3	mA
		Occasions" = 128	USB suspend	13.9	
	@ maximum Pout	SLEEP ² @ "Paging	USB disconnected	2.9	mA
		Occasions" = 64	USB suspend	14.5	
		SLEEP ² @ "Paging	USB disconnected	4.0	mA
		Occasions" = 32	USB suspend	15.2	
		IDLE ³ (UART/USB	USB disconnected	55	mA
		active, but no communication with the module)	USB active	65	
		LTE Data transfer	@ 50Ω	630	mA
		Band 1	@ total mismatch	790	
		LTE Data transfer	@ 50Ω	630	mA
		Band 2	@ total mismatch	880	1
		LTE Data transfer Band 3	@ 50Ω	620	mA
			@ total mismatch	690	
		LTE Data transfer Band 4	@ 50Ω	660	mA
			@ total mismatch	750	
		LTE Data transfer Band 5, 18, 19	@ 50Ω	560	mA
			@ total mismatch	590	
		LTE Data transfer Band 7	@ 50Ω	770	mA
			@ total mismatch	800	
		LTE Data transfer Band 8	@ 50Ω	550	mA
			@ total mismatch	600	
		LTE Data transfer	@ 50Ω	520	mA
		Band 12	@ total mismatch	590	
		LTE Data transfer	@ 50Ω	540	mA
		Band 13	@ total mismatch	600	
		LTE Data transfer	@ 50Ω	540	mA
	Band 20	@ total mismatch	620		
	LTE Data transfer	@ 50Ω	510	mA	
	Band 26	@ total mismatch	570		
		LTE Data transfer	@ 50Ω	620	mA
		Band 28	@ total mismatch	690	
		LTE Data transfer	@ 50Ω	600	mA
		Band 66	@ total mismatch	680	

Table 24: Current consumption ratings (to be continued)

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average LTE supply current	LTE active (UART/USB a IDLE; NMEA output off	ictive);	110	mA
	(FDD) (GNSS on)	LTE active (UART/USB a IDLE; NMEA output on ⁴	ictive);	110	mA
I _{BATT+} 1	Average LTE sup-	SLEEP ² @ "Paging	USB disconnected	1.9	mA
	ply current (TDD) ⁵	Occasions" = 256	USB suspend	13.5	
	Data transfers	SLEEP ² @ "Paging	USB disconnected	2.3	mA
	Data transfers measured	Occasions" = 128	USB suspend	13.9	
	@ maximum Pout	1	USB disconnected	2.9	mA
		Occasions" = 64	USB suspend	14.5	
		SLEEP ² @ "Paging	USB disconnected	4.0	mA
		Occasions" = 32	USB suspend	15.2	-
		IDLE ³ (UART/USB active, but no communication with the module)	USB disconnected	55	mA
			USB active	65	
		LTE Data transfer Band 34	1 UL / 8 DL	170	mA
			6 UL / 2 DL	370	
		LTE Data transfer Band 38	1 UL / 8 DL	230	mA
			6 UL / 2 DL	490	
		LTE Data transfer	1 UL / 8 DL	200	mA
		Band 39	6 UL / 2 DL	410	
		LTE Data transfer Band 40	1 UL / 8 DL	210	mA
		band 40	6 UL / 2 DL	430	
		LTE Data transfer	1 UL / 8 DL	240	mA
		Band 41	6 UL / 2 DL	530	
	Peak LTE current	LTE Band 34 / 39	@ 50Ω	480	mA
	(TDD)		@ total mismatch	580	
		LTE Band 38 / 40 / 41	@ 50Ω	640	mA
			@ total mismatch	850	1

Table 24: Current consumption ratings (to be continued)

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average TD-	SLEEP ² @ DRX=9	USB disconnected	1.6	mA
	SCDMA supply current	(no communication with the module)	USB suspend	13.1	
	(GNSS off)	SLEEP ² @ DRX=8	USB disconnected	1.8	mA
	Data transfers measured	(no communication with the module)	USB suspend	13.3	
	@ maximum Pout	SLEEP ² @ DRX=6	USB disconnected	2.3	mA
		(no communication with the module)	USB suspend	13.8	
		IDLE ³	USB disconnected	60	mA
		(UART/USB active, but no communication with the module)	USB active	70	
		TD-SCDMA Data transfer	r Band 34 (Band A)	210	mA
		TD-SCDMA Data transfer	r Band 39 (Band F)	210	mA
I _{BATT+} 1	Average TD- SCDMA supply	TD-SCDMA active (UAR IDLE @ DRX=6, NMEA of		80	mA
	current (GNSS on)	TD-SCDMA active (UART / USB active) IDLE @ DRX=6, NMEA output on ⁴		80	
I _{VUSB_IN}	USB typical and ma	aximum ratings are mention	ned in Table 4: VUS	B_IN.	

- 1. With an impedance of Z_{LOAD} =50 Ω at the antenna pads. Measured at 25°C and 4.2V except for Power Down ratings that were measured at 3.4V.
- 2. Measurements start 6 minutes after switching ON the module, Averaging times: SLEEP mode - 3 minutes, transfer modes - 1.5 minutes Communication tester settings:no neighbor cells, no cell reselection etc, RMC (Reference Measurement Channel)
- 3. The power save mode is disabled via configuration command
- 4. One fix per second.
- 5. Communication tester settings:
 - Channel Bandwidth: 5MHz
 - Number of Resource Blocks: 25 (DL), 1 (UL)
 - Modulation: QPSK

2019-02-06

4.4.2 Minimizing Power Losses

When designing the power supply for your application please pay specific attention to power losses. Ensure that the input voltage V_{BATT+} never drops below 3.3V on the ALAS66A board, not even in a transmit burst where current consumption can rise to typical peaks of 2A. It should be noted that ALAS66A switches off when exceeding these limits. Any voltage drops that may occur in a transmit burst should not exceed 400mV to ensure the expected RF performance in 2G networks.

The module switches off if the minimum battery voltage (V_{BATT}min) is reached.

```
Example: V<sub>1</sub>min = 3.3V
```

Dmax = 0.4V

 V_{BATT} min = V_{I} min + Dmax V_{BATT} min = 3.3V + 0.4V = 3.7V




Figure 37: Power supply limits during transmit burst

4.4.3 Monitoring Power Supply by Configuration Setting

To monitor the supply voltage you can use a configuration setting which returns the averaged value related to BATT+ and GND at the SMT application interface.

As long as not in SLEEP mode, the module measures the voltage periodically every 110 milliseconds. The maximum time the module remains in SLEEP mode can be limited with a configuration setting. The displayed voltage (in mV) is an average of the last eight measurement results before the power supply query.

4.5 Operating Temperatures

Table 25: Board temperature

Parameter	Min	Тур	Max	Unit
Operating temperature range	-30	+25	+85	°C
Restricted temperature range ¹	-40		+95	°C
Automatic shutdown ² Temperature measured on ALAS66A board	<-40		>+95	°C

- Restricted operation allows normal mode data transmissions for limited time until automatic thermal shutdown takes effect. Within the restricted temperature range (outside the operating temperature range) the specified electrical characteristics may be in- or decreased.
- 2. Due to temperature measurement uncertainty, a tolerance on the stated shutdown thresholds may occur. The possible deviation is in the range of \pm 2°C at the overtemperature limit.

See also Section 4.2.4.1 for information about the NTC for on-board temperature measurement, automatic thermal shutdown and alert messages.

Note that within the specified operating temperature ranges the board temperature may vary to a great extent depending on operating mode, used frequency band, radio output power and current supply voltage. Note also the differences and dependencies that usually exist between board (PCB) temperature and ambient temperature as shown in the following Figure 38. The possible ambient temperature range depends on the mechanical application design including the module and the PCB with its size and layout. A thermal solution will have to take these differences into account and should therefore be an integral part of application design.




Figure 38: Board and ambient temperature differences

4.6 Electrostatic Discharge

The module is not protected against Electrostatic Discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates a ALAS66A module.

Special ESD protection provided on ALAS66A:

BATT+: Inductor/capacitor

An example for an enhanced ESD protection for the SIM interface is shown in Section 2.1.7.1.

The remaining interfaces of ALAS66A with the exception of the antenna interface are not accessible to the user of the final product (since they are installed within the device) and are therefore only protected according to the ANSI/ESDA/JEDEC JS-001-2011 requirements.

ALAS66A has been tested according to the following standards. Electrostatic values can be gathered from the following table.

Table 26: Electrostatic values

Specification / Requirements	Contact discharge	Air discharge		
ANSI/ESDA/JEDEC JS-001-2014				
All SMT interfaces	± 1kV Human Body Model	n.a.		
ANSI/ESDA/JEDEC JS-002-2014				
All SMT interfaces	± 250V Charged Device Model (CDM)	n.a.		
ETSI EN 301 489-1/7				
Antenna pads	n.a.	± 8kV		

Note: The values may vary with the individual application design. For example, it matters whether or not the application platform is grounded over external devices like a computer or other equipment.

4.7 Reliability Characteristics

The qualifying test conditions are according to the Audi requirements: "LTE_Module_MIB-2plus_2014_05_14", and "VW 80000" as agreed with Audi/IEE.

5 Mechanical Dimensions and Mounting

5.1 Mechanical Dimensions of ALAS66A

Figure 39 shows a 3D view¹ of ALAS66A and provides an overview of the board's mechanical dimensions. For further details see Figure 40.

Length: 48mm Width: 36mm Height: 3mm






Figure 39: ALAS66A – top and bottom view

^{1.} The coloring of the 3D view does not reflect the module's real color.



3.40.25 5.0.25



bottom view

⊚ no solder pads /keep area free

Figure 40: Dimensions of ALAS66A (all dimensions in mm)

5.2 Mounting ALAS66A onto the Application Platform

This section describes how to mount ALAS66A onto the PCBs, including land pattern and stencil design, board-level characterization, soldering conditions, durability and mechanical handling. For more information on issues related to SMT module integration see also [2].

Note: Gemalto strongly recommends to solder all connecting pads for mechanical stability and heat dissipation. Not only must all supply pads and signals be connected appropriately, but all pads denoted as "Do not use" should also be soldered (but not electrically connected). Note also that in order to avoid short circuits between signal tracks on an external application's PCB and various markings at the bottom side of the module, it is recommended not to route the signal tracks on the top layer of an external PCB directly under the module, or at least to ensure that signal track routes are sufficiently covered with solder resist.

5.2.1 SMT PCB Assembly

5.2.1.1 Land Pattern and Stencil

The land pattern and stencil design as shown below is based on Gemalto M2M characterizations for lead-free solder paste on a four-layer test PCB and a 110 micron-thick stencil.

The land pattern given in Figure 41 reflects the module's pad layout, including signal pads and ground pads (for pad assignment see Section 2.1.1). Besides these pads there are ground areas on the module's bottom side that must not be soldered, e.g., the position marker. To prevent short circuits, it has to be ensured that there are no wires on the external application side that may connect to these module ground areas.




Figure 41: Land pattern (top layer)

The stencil design illustrated in Figure 42 is recommended by Gemalto M2M as a result of extensive tests with Gemalto M2M Daisy Chain modules.




Figure 42: Recommended design for 110 micron thick stencil (top layer)

5.2.1.2 Board Level Characterization

Board level characterization issues should also be taken into account if devising an SMT process.

It is recommended to characterize land patterns before an actual PCB production, taking individual processes, materials, equipment, stencil design, and reflow profile into account. For land and stencil pattern design recommendations see also Section 5.2.1.1. Optimizing the solder stencil pattern design and print process is necessary to ensure print uniformity, to decrease solder voids, and to increase board level reliability.

Daisy chain modules for SMT characterization are available on request. For details refer to [2].

Generally, solder paste manufacturer recommendations for screen printing process parameters and reflow profile conditions should be followed. Maximum ratings are described in Section 5.2.3.

5.2.2 Moisture Sensitivity Level

ALAS66A comprises components that are susceptible to damage induced by absorbed moisture.

Gemalto M2M's ALAS66A module complies with the latest revision of the IPC/JEDEC J-STD-020 Standard for moisture sensitive surface mount devices and is classified as MSL 4.

For additional moisture sensitivity level (MSL) related information see Section 5.2.4.

5.2.3 Soldering Conditions and Temperature

5.2.3.1 Reflow Profile





Figure 43: Reflow Profile

Table 27: Reflow temperature recommendations¹

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature Minimum (T_{Smin}) Temperature Maximum (T_{Smax}) Time (t_{Smin} to t_{Smax}) (t_{S})	150°C 200°C 60-120 seconds
Average ramp up rate (T _L to T _P)	3K/second max. ²
Liquidous temperature (T _L) Time at liquidous (t _L)	217°C 60-90 seconds
Peak package body temperature (T _P)	245°C +0/-5°C
Time (t_P) within 5 °C of the peak package body temperature (T_P)	30 seconds max.
Average ramp-down rate - Limited ramp-down rate between 225°C and 200°C	6K/second max. ² 3K/second max. ²
Time 25°C to maximum temperature	8 minutes max.

- 1. Please note that the listed reflow profile features and ratings are based on the joint industry standard IPC/JEDEC J-STD-020D.1, and are as such meant as a general guideline. For more information on reflow profiles and their optimization please refer to [2].
- 2. Temperatures measured on shielding at each corner. See also [2].



5.2.3.2 Maximum Temperature and Duration

The following limits are recommended for the SMT board-level soldering process to attach the module:

- A maximum module temperature of 245°C. This specifies the temperature as measured at the module's top side.
- A maximum duration of 30 seconds at this temperature.
- Ramp-down rate from T_p to 200°C should be controlled in order to reduce thermally induced stress during the solder solidification phase (see Table 27 limited ramp-down rate). Therefore, a cool-down step in the oven's temperature program between 200°C and 180°C should be considered. For more information on reflow profiles and their optimization see [2].

Please note that while the solder paste manufacturers' recommendations for best temperature and duration for solder reflow should generally be followed, the limits listed above must not be exceeded.

ALAS66A is specified for one soldering cycle only. Once ALAS66A is removed from the application, the module will very likely be destroyed and cannot be soldered onto another application.

5.2.4 Durability and Mechanical Handling

5.2.4.1 Storage Conditions

ALAS66A modules, as delivered in tape and reel carriers, must be stored in sealed, moisture barrier anti-static bags. The conditions stated below are only valid for modules in their original packed state in weather protected, non-temperature-controlled storage locations. Normal storage time under these conditions is 12 months maximum.

Table 28: Storage conditions

Туре		Condition	Unit	Reference
Ait temperature:	Low High	-25 +40	°C	IPC/JEDEC J-STD-033A
Humidity relative:	Low High	10 90 at 40°C	%	IPC/JEDEC J-STD-033A
Air pressure:	Low High	70 106	kPa	IEC TR 60271-3-1: 1K4 IEC TR 60271-3-1: 1K4
Movement of surro	unding air	1.0	m/s	IEC TR 60271-3-1: 1K4
Water: rain, drippin and frosting	g, icing	Not allowed		
Radiation:	Solar Heat	1120 600	W/m ²	ETS 300 019-2-1: T1.2, IEC 60068-2-2 Bb ETS 300 019-2-1: T1.2, IEC 60068-2-2 Bb
Chemically active s	substances	Not recom- mended		IEC TR 60271-3-1: 1C1L
Mechanically active stances	e sub-	Not recom- mended		IEC TR 60271-3-1: 1S1
Vibration sinusoida Displacement Acceleration Frequency rang		1.5 5 2-9 9-200	mm m/s ² Hz	IEC TR 60271-3-1: 1M2
Shocks: Shock spectrum Duration Acceleration		Semi-sinusoidal 1 50	ms m/s ²	IEC 60068-2-27 Ea

5.2.4.2 Processing Life

ALAS66A must be soldered to an application within 72 hours after opening the moisture barrier bag (MBB) it was stored in.

As specified in the IPC/JEDEC J-STD-033 Standard, the manufacturing site processing the modules should have ambient temperatures below 30°C and a relative humidity below 60%.

5.2.4.3 Baking

Baking conditions are specified on the moisture sensitivity label attached to each MBB:

- It is not necessary to bake ALAS66A, if the conditions specified in Section 5.2.4.1 and Section 5.2.4.2 were not exceeded.
- It is *necessary* to bake ALAS66A, if any condition specified in Section 5.2.4.1 and Section 5.2.4.2 was exceeded.

If baking is necessary, the modules must be put into trays that can be baked to at least 125°C. Devices should not be baked in tape and reel carriers at any temperature.

5.2.4.4 Electrostatic Discharge

Electrostatic discharge (ESD) may lead to irreversible damage for the module. It is therefore advisable to develop measures and methods to counter ESD and to use these to control the electrostatic environment at manufacturing sites.

Please refer to Section 4.6 for further information on electrostatic discharge.

5.3 Packaging

5.3.1 Trays

ALAS66A is shipped in 6x3 trays as illustrated in Figure 44.

The figure also shows the proper module orientation in the trays: The small round hole marking pad A1 is furthest away from the beveled corner of the tray.




Figure 44: Shipping tray dimensions

5.3.2 Shipping Materials

The shipping trays are normally stacked as units of 10 trays plus one extra as a cover, and secured with packaging tape. All trays have the beveled corner aligned in the same orientation. A stacking unit ($10 \times 18 \text{ modules} = 180 \text{ modules}$) together with a foam protection makes up the content of a moisture barrier bag (MBB).

5.3.2.1 Moisture Barrier Bag

The foam protected stacking units are stored inside of a MBB, together with a humidity indicator card and desiccant pouches. The bag is ESD protected and delimits moisture transmission. It is vacuum-sealed and should be handled carefully to avoid puncturing or tearing. The bag protects the ALAS66A modules from moisture exposure. It should not be opened until the devices are ready to be soldered onto the application.

The label shown in Figure 45 summarizes requirements regarding moisture sensitivity, including shelf life and baking requirements. It is attached to the outside of the moisture barrier bag.




Figure 45: Moisture Sensitivity Label

MBBs contains two desiccant pouches to absorb moisture that may be in the bag. The humidity indicator card described below should be used to determine whether the enclosed components have absorbed an excessive amount of moisture.

The desiccant pouches should not be baked or reused once removed from the MBB.

The humidity indicator card is a moisture indicator and is included in the MBB to show the approximate relative humidity level within the bag. A sample humidity card is shown in Figure 46. If the components have been exposed to moisture above the recommended limits, the units will have to be rebaked.




Figure 46: Humidity Indicator Card - HIC

A baking is required if the humidity indicator inside the bag indicates 10% RH or more.

5.3.2.2 Transportation Boxes

Stacked tray units are distributed in over boxes, so-called VP boxes, containing up to two MBBs. Thus, a VP box may contain up to 360 (180x2) modules.

The VP boxes in turn may be placed in master boxes for up to two layers with six VP boxes. Thus, a master box packaging unit may contain up to 4320 (180x2x12) modules.

6 Regulatory and Type Approval Information

6.1 Directives and Standards

ALAS66A has been designed to comply with the directives and standards listed below.

It is the responsibility of the application manufacturer to ensure compliance of the final product with all provisions of the applicable directives and standards as well as with the technical specifications provided in the "ALAS66A Hardware Interface Description".

Table 29: Directives

2014/53/EU	Directive of the European Parliament and of the council of 16 April 2014 on the harmonization of the laws of the Member States relating to the making available on the market of radio equipment and repealing Directive 1999/05/EC. The product is labeled with the CE conformity mark.			
2002/95/EC (RoHS 1) 2011/65/EC (RoHS 2)	Directive of the European Parliament and of the Council of 27 January 2003 (and revised on 8 June 2011) on the restriction of the use of certain hazardous substances in electrical and electronic equipment (RoHS)			

Table 30: Standards of North American type approval¹

CFR Title 47	Code of Federal Regulations, Part 22, Part 24and Part 27; US Equipment Authorization FCC				
OET Bulletin 65 (Edition 97-01)	Evaluating Compliance with FCC Guidelines for Human Exposure to Radiofrequency Electromagnetic Fields				
UL 60 950-1	Product Safety Certification (Safety requirements)				
NAPRD.03 V5.8	Overview of PCS Type certification review board Mobile Equipment Type Certification and IMEI control PCS Type Certification Review board (PTCRB)				
RSS132, RSS133, RSS139	Canadian Standard				

^{1.} Standards apply to ALAS66A-W and ALAS66A-US only.

Table 31: Standards of European type approval

3GPP TS 51.010-1	Digital cellular telecommunications system (Release 7); Mobile Station (MS) conformance specification;
ETSI EN 301 511 V12.5.1	Global System for Mobile communications (GSM); Mobile Stations (MS) equipment; Harmonized Standard covering the essential requirements of article 3.2 of Directive 2014/53/EU
GCF-CC V3.48	Global Certification Forum - Certification Criteria

^{1.} Manufacturers of applications which can be used in the US shall ensure that their applications have a PTCRB approval. For this purpose they can refer to the PTCRB approval of the respective module.

Table 31: Standards of European type approval

ETSI EN 301 489-01 V2.1.1	Electromagnetic Compatibility (EMC) standard for radio equipment and services; Part 1: Common technical requirements; Harmonized Standard covering the essential requirements of article 3.1(b) of Directive 2014/53/EU and the essential requirements of article 6 of Directive 2014/30/EU
Draft ETSI EN 301 489-19 V2.1.0	Electromagnetic Compatibility (EMC) standard for radio equipment and services; Part 19: Specific conditions for Receive Only Mobile Earth Stations (ROMES) operating in the 1,5 GHz band providing data communications and GNSS receivers operating in the RNSS band (ROGNSS) providing positioning, navigation, and timing data; Harmonized Standard covering the essential requirements of article 3.1(b) of Directive 2014/53/EU
Draft ETSI EN 301 489-52 V1.1.0	Electromagnetic Compatibility (EMC) standard for radio equipment and services; Part 52: Specific conditions for Cellular Communication Mobile and portable (UE) radio and ancillary equipment; Harmonized Standard covering the essential requirements of article 3.1(b) of Directive 2014/53/EU
ETSI EN 301 908-01 V11.1.1	IMT cellular networks; Harmonized Standard covering the essential requirements of article 3.2 of the Directive 2014/53/EU; Part 1: Introduction and common requirements
ETSI EN 301 908-02 V11.1.2	IMT cellular networks; Harmonized Standard covering the essential requirements of article 3.2 of the Directive 2014/53/EU; Part 2: CDMA Direct Spread (UTRA FDD) User Equipment (UE)
ETSI EN 301 908-13 V11.1.2	IMT cellular networks; Harmonized Standard covering the essential requirements of article 3.2 of the Directive 2014/53/EU; Part 13: Evolved Universal Terrestrial Radio Access (E-UTRA) User Equipment (UE)
EN 60950-1:2006/ A11:2009+A1:2010+A1 2:2011+A2:2013	Safety of information technology equipment

Table 32: Requirements of quality

IEC 60068	Environmental testing		
DIN EN 60529	IP codes		

Table 33: Standards of the Ministry of Information Industry of the People's Republic of China

SJ/T 11363-2006	"Requirements for Concentration Limits for Certain Hazardous Substances in Electronic Information Products" (2006-06).				
SJ/T 11364-2006	"Marking for Control of Pollution Caused by Electronic Information Products" (2006-06). According to the "Chinese Administration on the Control of Pollution caused by Electronic Information Products" (ACPEIP) the EPUP, i.e., Environmental Protection Use Period, of this product is 20 years as per the symbol shown here, unless otherwise marked. The EPUP is valid only as long as the product is operated within the operating limits described in the Hardware Interface Description. Please see Table 34 for an overview of toxic or hazardous substances or elements that might be contained in product parts in concentrations above the limits defined by SJ/T 11363-2006.				

Table 34: Toxic or hazardous substances or elements with defined concentration limits

部件名称	有毒有害物质或元素 Hazardous substances					
Name of the part	铅 (Pb)	汞 (Hg)	镉 (Cd)	六价铬 (Cr(VI))	多溴联苯 (PBB)	多溴二苯醚 (PBDE)
金属部件 (Metal Parts)	0	0	0	0	0	0
电路模块 (Circuit Modules)	х	0	0	0	0	0
电缆及电缆组件 (Cables and Cable Assemblies)	0	0	0	0	0	0
塑料和聚合物部件 (Plastic and Polymeric parts)	0	0	0	0	0	0

O:

表示该有毒有害物质在该部件所有均质材料中的含量均在SJ/T11363-2006 标准规定的限量要求以下。 Indicates that this toxic or hazardous substance contained in all of the homogeneous materials for this part is below the limit requirement in SJ/T11363-2006.

X:

表示该有毒有害物质至少在该部件的某一均质材料中的含量超出SJ/T11363-2006标准规定的限量要求。 Indicates that this toxic or hazardous substance contained in at least one of the homogeneous materials used for this part *might exceed* the limit requirement in SJ/T11363-2006.

6.2 SAR requirements specific to portable mobiles

Mobile phones, PDAs or other portable transmitters and receivers incorporating a GSM module must be in accordance with the guidelines for human exposure to radio frequency energy. This requires the Specific Absorption Rate (SAR) of portable ALAS66A based applications to be evaluated and approved for compliance with national and/or international regulations.

Since the SAR value varies significantly with the individual product design manufacturers are advised to submit their product for approval if designed for portable use. For US and European markets the relevant directives are mentioned below. It is the responsibility of the manufacturer of the final product to verify whether or not further standards, recommendations or directives are in force outside these areas.

Products intended for sale on US markets

ES 59005/ANSI C95.1 Considerations for evaluation of human exposure to electromagnetic

fields (EMFs) from mobile telecommunication equipment (MTE) in the

frequency range 30MHz - 6GHz

Products intended for sale on European markets

EN 50360 Product standard to demonstrate the compliance of mobile phones with

the basic restrictions related to human exposure to electromagnetic

fields (300MHz - 3GHz)

EN 62311:2008 Assessment of electronic and electrical equipment related to human

exposure restrictions for electromagnetic fields (0 Hz - 300 GHz)

IMPORTANT:

Manufacturers of portable applications based on ALAS66A modules are required to have their final product certified and apply for their own FCC Grant and Industry Canada Certificate related to the specific portable mobile.

6.3 Reference Equipment for Type Approval

The Gemalto M2M general reference setup submitted to type approve ALAS66A is shown in the figure below: Figure 47 illustrates the setup for general tests and evaluation purposes. The evaluation module can be plugged directly onto an Audio Adapter. The GSM/UMTS/LTE/GNSS test equipment is still connected via SMA connectors on the evaluation module. The PC is connected via USB interface on the evaluation module, and the audio test equipment via audio jack on the Audio Adapter.




Figure 47: Reference equipment for type approval

Please note that for EMC and RF performance tests, slightly different reference equipment configurations are used. If necessary, please contact Gemalto for further details.

6.4 Compliance with FCC Rules and Regulations

The Equipment Authorization Certification for the Gemalto M2M modules reference application described in Section 6.3 will be registered under the following identifiers:

ALAS66A-W: FCC Identifier QIPALAS66A-W Granted to Gemalto M2M GmbH

Manufacturers of mobile or fixed devices incorporating ALAS66A-W modules are authorized to use the FCC Grants of the ALAS66A-W modules for their own final products according to the conditions referenced in these documents. In this case, the FCC label of the module shall be visible from the outside, or the host device shall bear a second label stating "Contains FCC ID: QIPALAS66A-W". The integration is limited to fixed or mobile categorized host devices, where a separation distance between the antenna and any person of min. 20cm can be assured during normal operating conditions.

For mobile and fixed operation configurations the antenna gain, including cable loss, must not exceed the limits listed in the following Table 35 for FCC.

Table 35: Antenna gain limits for FCC

Maximum gain in operating band	FCC limit	Unit
850MHz (GSM)	2.5	dBi
1900MHZ (GSM)	8.0	dBi
Band V (UMTS)	8.5	dBi
Band 5 (LTE-FDD)	9.4	dBi
Band 7 (LTE-FDD)	12.0	dBi
Band 26 (LTE-FDD)	9.8	dBi

IMPORTANT:

Manufacturers of portable applications incorporating ALAS66A-W modules are required to have their final product certified and apply for their own FCC Grant related to the specific portable mobile. This is mandatory to meet the SAR requirements for portable mobiles (see Section 6.2 for detail).

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

6.4 Compliance with FCC Rules and Regulations

Note: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

7 Document Information

7.1 Revision History

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v01.000a New document: "Cinterion® ALAS66A Hardware Interface Description" v01.000b

Chapter	What is new
1.2.1	Revised support for LTE-FDD Band 41. Added LTE-FDD Band 30.
4.2.2	Revised some signal states in Table 21.
4.4.1	Added/revised some power supply ratings.
4.6	Added ESD values.
5.2.3	Added recommendations for soldering conditions.
5.3	New section Packaging.
6.4	Added antenna gain limits.

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v01.000 New document: "Cinterion® ALAS66A Hardware Interface Description" v01.000a

Chapter	What is new
2.2.3	New section RF Line Routing Design.
4.4.1	Added/revised some power supply ratings.
6.1, 6.2	Revised sections to include standards of North American type approval.

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v00.831a New document: "Cinterion® ALAS66A Hardware Interface Description" v01.000

Chapter	What is new
Throughout document	Added new product variants ALAS6A-J, and ALAS6A-K. Revised support for LTE-TDD Band 41.
2.1.2	Revised test point requirements/recommendations for various interface lines.
2.1.7.1	Revised connecting circuit for voltage suppressor shown in Figure 10.
4.2.3.1	Added notes to Figure 28.
4.4.1	Added/revised power supply ratings.
4.7	Added reliability characteristics.
6.3	Added reference equipment for type approval.

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v00.831 New document: "Cinterion® ALAS66A Hardware Interface Description" v00.831a

Chapter	What is new
1.2.1	Removed support for LTE Bd30.
4.4.1	Slightly revised layout (mentioned UMTS BdXIX in same table row as BdV/VI).
6.1	Updated some standard versions and added Draft ETSI EN 301 489-19 V2.1.0.

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v00.116 New document: "Cinterion® ALAS66A Hardware Interface Description" v00.831

Chapter	What is new
Throughout document	GPIO3 is now described as HEART_BEAT signal.
1.2.1	Revised Table 1 listing supported frequency bands, and added note regarding Bd41.
1.2.2	New section Supported CA Configurations.
2.1.1	Revised remark about rectangular shaped keep out areas on application's PCB.
2.1.2	Added accuracy to ADCx_IN lines.
2.1.12.2	New section Heartbeat Signal.
3	Revised information about the Dead Reckoning Sync Line.
4.2.1	Clarified remark on startup timing.
4.2.2	Revised some signal startup states, and revised timings.
4.2.3.5	New section Overall Shutdown Sequence.
4.2.4.1	Added undertemperature shutdown ratings and URC.
4.4.1	Added current consumption ratings (to be continued).
5.1	Replaced Figure 40.
5.2.1.1	Added land pattern and stencil.
5.2.4.1	Added air temperature as storage condition.
6.3	Set section to TBD.
8.1	Updated ordering information.

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v00.086 New document: "Cinterion® ALAS66A Hardware Interface Description" v00.116

Chapter	What is new
1.2.1	Revised supported frequency bands for ALAS66A-E.
2.1.7.1	Revised recommended ESD diodes in Figure 10.
3	Added information about the Dead Reckoning Sync Line.
4.2.3.3	New section Turn off ALAS66A Using IGT Line.

Chapter	What is new
4.2.1	Added approximate startup time.
4.2.2	Revised some signal startup states.
4.2.3	Added approximate shutdown time.

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v00.054 New document: "Cinterion® ALAS66A Hardware Interface Description" v00.086

Chapter	What is new
Throughout document	Revised document to include multiple product variants. Added support for UMTS/HSPA+ BdXIX. Removed support for STATUS and ADC3_IN signal lines, revised sections accordingly. Set first digital audio interface as reserved for future use. Removed fastboot functionality. Removed remote wakeup functionality (WAKEUP line). Described ASC0 as 4-wire (8-wire prepared) serial interface.
1.1	New section Product Variants.
1.2	Described USB interface as debug interface. Described various interfaces as Linux controlled. Added Audio-Ethernet Adapter as part of the evaluation kit. Added optional ASC2 (RXD2/TXD2) serial interface as debug interface. Added QZSS and SBAS as GNSS modes.
1.2.1	New section Supported Frequency Bands.
2.1.2	Added note for a 2.2k decoupling resistor between GPIO17 and JTAG_WD_DISABLE.
2.1.2, 2.1.11	Added note that GPIO7 and GPIO17 lines must be low during startup.
2.1.2, 4.2.3.4	Added note on maximum low impulse length for EMERG_OFF.
2.1.2.1	Revised some absolute maximum ratings.
2.1.3.1	Removed section Reducing Power Consumption.
4.2.2	Revised complete section on signal states after startup.
6.3	New Section Reference Equipment for Type Approval.

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v00.010 New document: "Cinterion® ALAS66A Hardware Interface Description" v00.054

Chapter	What is new
Throughout document	Set MCLK signal line to reserved for future use.
1.2	Added module weight.
2.1.1	Revised remark on keep out areas in Figure 3 and Figure 4.
2.1.8	Revised section.
2.2.1	Updated antenna interface specifications listed in Table 12.
4.4.1	Added further current consumption ratings for GSM/LTE to Table 24.
8.1	Updated ordering information.

Preceding document: "Cinterion® ALAS66A Hardware Interface Description" v00.001 New document: "Cinterion® ALAS66A Hardware Interface Description" v00.010

Chapter	What is new
Throughout document	Replaced SD card interface with eMMC interface (SDC* lines with EMMC* lines). Mentioned that ASC0 modem control lines are shared with GPIO lines, and not yet implemented; Removed ADC3_IN; Described additional GPIO lines.
1.3	Revised Figure 1.
2.1.11.1	New Section External Antenna Switch Interface.
2.1.14.1	New Section eMMC Power Supply.

New document: "Cinterion® ALAS66A Hardware Interface Description" v00.001

Chapter	What is new
	Initial document setup.

7.2 Related Documents

- [1] ALAS66A Release Note
- [2] Application Note 48: SMT Module Integration
- [3] Universal Serial Bus Specification Revision 3.0
- [4] Universal Serial Bus Specification Revision 2.0

7.3 Terms and Abbreviations


Abbreviation	Description
ANSI	American National Standards Institute
ARP	Antenna Reference Point
CA	Carrier Aggregation
CE	Conformité Européene (European Conformity)
CS	Coding Scheme
CS	Circuit Switched
CSD	Circuit Switched Data
DL	Download
dnu	Do not use
DRX	Discontinuous Reception
DSB	Development Support Board
DTX	Discontinuous Transmission
EDGE	Enhanced Data rates for GSM Evolution
EGSM	Extended GSM
EMC	Electromagnetic Compatibility
ESD	Electrostatic Discharge
ETS	European Telecommunication Standard
ETSI	European Telecommunications Standards Institute
FDD	Frequency Division Duplex
GPRS	General Packet Radio Service
GSM	Global Standard for Mobile Communications
HiZ	High Impedance
HSDPA	High Speed Downlink Packet Access
I/O	Input/Output
IMEI	International Mobile Equipment Identity
ISO	International Standards Organization
ITU	International Telecommunications Union

kbps kbits per ser LED Light Emittir LGA Land Grid A LTE Long term e MBB Moisture ba Mbps Mbits per ser	ng Diode krray evolution		
LGA Land Grid A LTE Long term e MBB Moisture ba Mbps Mbits per se	evolution		
LTE Long term e MBB Moisture ba Mbps Mbits per se	evolution		
MBB Moisture ba Mbps Mbits per se			
Mbps Mbits per se	rrior box		
	mer bag		
	econd		
MCS Modulation	and Coding Scheme		
MIMO Multiple Inp	Multiple Input Multiple Output		
MLCC Multi Layer	Multi Layer Ceramic Capacitor		
eMMC Embedded	MultiMediaCard		
MO Mobile Origi	inated		
MS Mobile Stati	on, also referred to as TE		
MSL Moisture Se	ensitivity Level		
MT Mobile Term	ninated		
nc Not connect	ted		
NTC Negative Te	emperature Coefficient		
PCB Printed Circ	uit Board		
PCIe Peripheral C	Component Interconnect Express		
PCL Power Cont	rol Level		
PCS Personal Co	ommunication System, also referred to as GSM 1900		
PD Pull Down re	esistor		
PDU Protocol Da	ta Unit		
PS Packet Swit	ched		
PSK Phase Shift	Keying		
PU Pull Up resi	stor		
QAM Quadrature	Amplitude Modulation		
R&TTE Radio and 1	Pelecommunication Terminal Equipment		
RF Radio Frequ	uency		
rfu Reserved for	or future use		
ROPR Radio Outpo	ut Power Reduction		
RTC Real Time C	Clock		
Rx Receive Dir	ection		
SAR Specific Abs	sorption Rate		
SELV Safety Extra	a Low Voltage		
SIM Subscriber	Identification Module		
SMD Surface Mo	unt Device		

Abbreviation	Description
SMS	Short Message Service
SMT	Surface Mount Technology
SRAM	Static Random Access Memory
SRB	Signalling Radio Bearer
TE	Terminal Equipment
TPC	Transmit Power Control
TS	Technical Specification
Tx	Transmit Direction
UL	Upload
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code
USB	Universal Serial Bus
UICC	USIM Integrated Circuit Card
USIM	UMTS Subscriber Identification Module
WCDMA	Wideband Code Division Multiple Access

7.4 Safety Precaution Notes

The following safety precautions must be observed during all phases of the operation, usage, service or repair of any cellular terminal or mobile incorporating ALAS66A. Manufacturers of the cellular terminal are advised to convey the following safety information to users and operating personnel and to incorporate these guidelines into all manuals supplied with the product. Failure to comply with these precautions violates safety standards of design, manufacture and intended use of the product. Gemalto M2M assumes no liability for customer's failure to comply with these precautions.



8 Appendix

8.1 List of Parts and Accessories

Table 36: List of parts and accessories

Description	Supplier	Ordering information	
ALAS66A	Gemalto M2M	Standard module Gemalto M2M IMEI: Packaging unit (ordering) number: L30960-N5000-A100 (ALAS66A-W) L30960-N5010-A100 (ALAS66A-E) L30960-N5020-A100 (ALAS66A-CN) L30960-N5030-A100(ALAS66A-US) Module label number: L30960-N5000-A100 ¹ (ALAS66A-W) L30960-N5010-A100 ¹ (ALAS66A-E) L30960-N5020-A100 ¹ (ALAS66A-CN) L30960-N5030-A100 ¹ (ALAS66A-US)	
ALAS66A Evaluation module	Gemalto M2M	Ordering number: L30960-N5001-A100 (ALAS66A-W) L30960-N5011-A100 (ALAS66A-E) L30960-N5021-A100 (ALAS66A-CN) L30960-N5031-A100 (ALAS66A-US)	
Audio Adapter for ALAS66A Evaluation modules	Gemalto M2M	Not available	
Votronic Handset	VOTRONIC / Gemalto M2M	Votronic ordering number: HH-SI-30.3/V1.1/0 Votronic Entwicklungs- und Produktionsgesellschaft für elektronische Geräte mbH Saarbrücker Str. 8 66386 St. Ingbert Germany Phone: +49-(0)6 89 4 / 92 55-0 Fax: +49-(0)6 89 4 / 92 55-88 Email: contact@votronic.com	
SIM card holder incl. push button ejector and slide-in tray	Molex	Ordering numbers: 91228 91236 Sales contacts are listed in Table 37.	
U.FL antenna connector Molex or Hirose		Sales contacts are listed in Table 37 and Table 38.	

^{1.} Note: At the discretion of Gemalto M2M, module label information can either be laser engraved on the module's shielding or be printed on a label adhered to the module's shielding.

Table 37: Molex sales contacts (subject to change)

Molex For further information please click: http://www.molex.com	Molex Deutschland GmbH Otto-Hahn-Str. 1b 69190 Walldorf Germany Phone: +49-6227-3091-0 Fax: +49-6227-3091-8100 Email: mxgermany@molex.com	American Headquarters Lisle, Illinois 60532 U.S.A. Phone: +1-800-78MOLEX Fax: +1-630-969-1352
Molex China Distributors Beijing, Room 1311, Tower B, COFCO Plaza No. 8, Jian Guo Men Nei Street, 100005 Beijing P.R. China Phone: +86-10-6526-9628 Fax: +86-10-6526-9730	Molex Singapore Pte. Ltd. 110, International Road Jurong Town, Singapore 629174 Phone: +65-6-268-6868 Fax: +65-6-265-6044	Molex Japan Co. Ltd. 1-5-4 Fukami-Higashi, Yamato-City, Kanagawa, 242-8585 Japan Phone: +81-46-265-2325 Fax: +81-46-265-2365

Table 38: Hirose sales contacts (subject to change)

Hirose Ltd. For further information please click: http://www.hirose.com	Hirose Electric (U.S.A.) Inc 2688 Westhills Court Simi Valley, CA 93065 U.S.A. Phone: +1-805-522-7958 Fax: +1-805-522-3217	Hirose Electric Europe B.V. German Branch: Herzog-Carl-Strasse 4 73760 Ostfildern Germany Phone: +49-711-456002-1 Fax: +49-711-456002-299 Email: info@hirose.de
Hirose Electric Europe B.V. UK Branch: First Floor, St. Andrews House, Caldecotte Lake Business Park, Milton Keynes MK7 8LE Great Britain Phone: +44-1908-369060	Hirose Electric Co., Ltd. 5-23, Osaki 5 Chome, Shinagawa-Ku Tokyo 141 Japan Phone: +81-03-3491-9741	Hirose Electric Europe B.V. Hogehillweg 8 1101 CC Amsterdam Z-O Netherlands
Fax: +44-1908-369078	Fax: +81-03-3493-2933	Fax: +31-20-6557-469

About Gemalto

Since 1996, Gemalto has been pioneering groundbreaking M2M and IoT products that keep our customers on the leading edge of innovation.

We work closely with global mobile network operators to ensure that Cinterion[®] modules evolve in sync with wireless networks, providing a seamless migration path to protect your IoT technology investment

Cinterion products integrate seamlessly with Gemalto identity modules, security solutions and licensing and monetization solutions, to streamline development timelines and provide cost efficiencies that improve the bottom line.

As an experienced software provider, we help customers manage connectivity, security and quality of service for the long lifecycle of IoT solutions.

For more information please visit

www.gemalto.com/m2m, www.facebook.com/gemalto, or Follow@gemaltoloT on Twitter.

Gemalto M2M GmbH

Werinherstrasse 81 81541 Munich Germany

