











+12VDC Regulated Input









DDR SDRAM layout rules:

- All timing is relative to the CLK/CLK0 that arrive at the destination DDR SDRAM chip.
- $X = CLK/CLK0$ should be a matched differential pair with a length $< 4 \times X$
- Address and control should be $X \pm 10mm$
- DQS and DQM should be $X \pm 20mm$
- All DQS should match corresponding byte lane DQS/DQMS within $\pm 10mm$
- Trace impedances should be 50 ohms $\pm 10\%$ (45-55 ohms)
- Route VREF with 30-mil trace and at least 1 high quality ceramic bypass capacitor for each connection to a device.
- Route VREF with 30-mil trace and at least 1 high quality ceramic bypass capacitor for each connection to a device.
- All traces should have a ≥ 3 to 1 spacing ratio from the reference GND/PWR layer. (e.g. 15 mil line-to-line spacing for a 5 mil dielectric thickness)



BCM63168 Strap Options

SERIAL_LED_CLK	GPIO_0	DDR_SPEED_GRADE_FAST	R247	4.7k(DNN)
SERIAL_LED_DATA	GPIO_1	RESERVED	R248	4.7k(DNN)
NAND_REB	GPIO_2	NAND_SPISE_LSE	R249	4.7k(DNN)
NAND_D0	GPIO_5	NAND_ECC_SEL0	R248	4.7k(DNN)
NAND_D1	GPIO_6	NAND_ECC_SEL1	R249	4.7k(DNN)
NAND_D5	GPIO_7	NAND_ECC_SEL5	R250	4.7k(DNN)
GPIO11	GPIO_11	RESERVED	R247	4.7k(DNN)
SELECT_DDR2DDR3n	GPIO_13	SELECT_DDR2DDR3n	R254	4.7k(DNN)
GPIO15	GPIO_15	SPI_SLAVE_DISABLE	R251	4.7k(DNN)
GPIO18	GPIO_18	SPI_CLK_OBNOXIOUS	R252	4.7k(DNN)
CODE_RESET	GPIO_17	SPI_FLASH_ADDR24	R253	4.7k(DNN)
ADSL_SPI_MOSI	GPIO_19	NAND_ENABLE_ECC	R236	4.7k(DNN)
POST_FAIL_LED	GPIO_21	BOOT_SPINANDn	R238	4.7k(DNN)
GPIO24	GPIO_24	RESERVED	R238	4.7k(DNN)
GPIO25	GPIO_25	RESISTOR_SELECT0	R239	4.7k(DNN)
GPIO26	GPIO_26	RESISTOR_SELECT1	R240	4.7k(DNN)
GPIO27	GPIO_27	RESISTOR_SELECT2	R241	4.7k(DNN)
GPIO28	GPIO_28	MIPS_DDR_CLK_SEL0	R242	4.7k(DNN)
GPIO29	GPIO_29	MIPS_DDR_CLK_SEL1	R243	4.7k(DNN)
GPIO30	GPIO_30	MIPS_DDR_CLK_SEL2	R244	4.7k(DNN)
GPIO31	GPIO_31	MIPS_DDR_CLK_SEL3	R245	4.7k(DNN)













LED USAGE:

- LED connections only supported on LED[23:0]
- USB_DEVICE_LED always use ball B3
- NET_LED always use LED[8]
- EPHY[3:1]_ACT_LED always use LED[11:9]
- EPHY[3:1]_SPD_LED always use LED[15:13]
- GPIO[3:1]_SPD_LED always use LED[17]
- WLAN_LED only supported through GPIO[38:36]
- Applications using NAND flash cannot access LED[7:2] through SERIAL_LED_CLK and SERIAL_LED_DATA.




Bootstrap inputs are muxed onto GPIO[31:2,4,1,19,17,15,13,11,7,5,3,1,0]. Be aware that placing a pull-down resistor on any of these gpio will change the default bootstrap configuration.

GPIO[51:40] are not accessible on a 4-layer PCB. I/O voltage of GPIO[51:40] is provided by MIZ_VDDO. Connect to 3.3V if any of GPIO[51:40] are used. GPIO[51:36] do not have internal pull ups.



Ephy 10/100 and GPHY - Layout Guidelines & Notes


1. Route RD, RDP and TD, TDP pairs differentially, with 100ohm differential impedance, adjacent to the ground plane.
2. Keep differential pairs within a port separated by 3H distance and pairs between ports separated by 5H where H is the height of traces above the ground plane, i.e. $H = \frac{t}{\epsilon}$ the dielectric thickness.
3. Match differential pair trace length within the pair (P and N) to 10mils. No need to match trace length between differential pairs (RD and TD).




USB2.0 - Layout Guidelines & Notes

1. The Dp and Dn traces are length matched, with max differential skew, within 20mils
2. Differential trace length must be less than 5 inches
3. No more than 2 vias per trace, prefer zero.
4. Never split the ground plane under differential pair routing
5. Route differential pairs above the GND plane.
6. Differential impedance is 90 ohms for USB.
7. Adjacent differential pairs should be separated by at least 3 times the trace width. (e.g. 7.5 mil trace, leave >22.5mils between adjacent diff pairs)
8. Stitch gnd vias around each differential pair, but NOT between a given pair.

SERIAL CONSOLE PORT



BEC 8920NE		
Title	Trio-EPHY / GPHY / USB / UART	
Size	Document Number	Rev
Custom		1.0
Date	Sunday, April 14, 2013	Sheet 3 of 9



BEC 8920NE			
File	XDSL AFE		
Size	Document Number		Rev
Custom			1.0
Date:	Sundiv, April 14, 2013	Sheet	4 of 9

MI1/TMI/RGMII - Layout Guidelines & Notes


1. Route traces with 50ohm characteristic impedance.
2. Match trace lengths to a tolerance of 385 mil within TX and RX separately.
3. Keep the receive and transmit signals kept away from each other and other analog and clock signals.
4. Place capacitors and ferrite beads close to VDD traces and routes short.

When programmed for LOM LED Mode.
Then SPEED LED behavior is as below:


Status	LED[2]	LED[1]	Speed
100BASE-T	1	0	Green
10BASE-T	0	1	Yellow
10BASE-T	1	1	off
No Link	1	1	off

CONNECT MIx_VDD0_1 & _2 TO 3.3V WHEN USED IN MI1, RGMII, TMI MODE, OR WHEN NOT USED
CONNECT MIx_VDD0_1 & _2 TO 2.5V WHEN USED IN RGMII MODE, OR WHEN NOT USED

MI2_VDD0_1 & _2 PROVIDE THE IO VOLTAGE FOR GPIO[51:40]. THEREFORE,
MI2_VDD0_1 & _2 MUST BE CONNECTED TO 3.3V WHEN ANY OF GPIO[51:40] ARE USED.



Route TRD-I pairs with
100-ohms differential trace impedance



Place CS03, CS04, FB506 physically close to
OVDD, RGMII pins, and keep traces very short.
Place CS05 physically close to OVDD pin.

Place RS11-S16 close to 63168. MI1 outputs have 50 driver
impedance. Use value to match trace impedance.
Rtrace = Rterm + Rdriver. Increase value to reduce EMC.

Place RS23-S28 close to 54610. MI1 outputs have 50 driver
impedance. Use value to match trace impedance.
Rtrace = Rterm + Rdriver. Increase value to reduce EMC.

Board installed capacitors C510 and C511 values
are based on a crystal specified load capacitor,
CL, value of 18 pF, CS14 = CS18 = 2x(CL - CS)
CS = C-Stray = Combined trace and pin capacitance
Place Y501, C514 and C518 physically close to pins
7 and 8.

Place CS11 physically close to U501 pin 3.
Place CS12-C513 physically close to DVDD pins.
Place CS15-C517 physically close to AVDDL pins.

Place CS22-C523 physically close to U501 AVDD pins.

To support EEE sleep/wake power
surges, set C504 to 10uF, C514,
C517 to 22uF and C524 to 33uF.
Also install R510

B50612E PHY Address

PHY Addr	TEST[3:2]	PHYA0
0x00	00	0
0x01	00	1
0x18	11	0
0x19	11	1

Strap the B50612E to RGMII 3.3V mode to preserve LED
configuration and allow LED4 to be compatible with IRO
(open-drain with pull-up). Software configures the
B50612E to the correct RGMII mode (2.5V RGMII).

B50612E RGMII MODE SELECTION TABLE

RGMII Mode	MODE_SEL[1:0] Pin Configuration
RGMII 3.3V	TEST[3:2] = 00 or 11, LED[3]=0 LED[2]=0 LED[4]=0
RGMII 2.5V	TEST[3:2] = 01 or 10, LED[3]=0 LED[2]=1 LED[4]=0
RGMII HSTL	TEST[3:2] = 00 or 11, LED[3]=1 LED[2]=0 LED[4]=0
Reserved	TEST[3:2] = 00 or 11, LED[3]=1 LED[2]=1 LED[4]=0
RGMII 3.3V	TEST[3:2] = 00 or 11, LED[3]=0 LED[2]=x LED[4]=1
RGMII HSTL	TEST[3:2] = 00 or 11, LED[3]=1 LED[2]=x LED[4]=1


MODE_SEL[1] =LED[3]
MODE_SEL[0] =LED[2]

BEC 8920NE	
Title	GPHY2 on MI1 and MI1 Ports 3
Size	Document Number
Date	Sunday, April 14, 2013
Rev	1.0
Sheet	6 of 8


U101E
BCM63168KFEBG
BGA519, 0.8mm

BCM63168
POWER
(5 OF 8)

B16	AFE_ADC_AVDD1P2
A16	AFE_RX_AVDD2P5
A21	AFE_TX_AVDD2P5
B21	AFE_DAC_AVDD1P2
D20	AFE_PLL_AVDD2P5
F18	AFE_ADCCREF
E19	AFE_DACREF
	AFE_DACREF
C6	DECT_DAC_AVDD1P2
E7	DECT_DS_AVDD2P5
F7	DECT_LDO_VREF
DE-K	DECT_X0NF_AVDD2P5
CS	DECT_X0_AVDD1P2
E3	EPHY_BVDD2P5
H6	EPHY_BVDD3P5
J6	EPHY_AVDD1P2
F4	EPHY_PLLVDD1P2
W1	GPHY_BVDD3P3
Y5	GPHY_AVDD1P2
V4	GPHY_AVDD2P5
W5	GPHY_AVDD3P3
W4	GPHY_AVDD3P3
AA4	GPHY_PLLVDD1P2
H24	PCIE_PLL_AVDD1P2
G23	PCIE_AVDD1P2
J23	SYSPLL_AVDD2P5
D3	USB_AVDD3P3
A1	USB_AVDD2P5
D1	USB_AVDD1P2





Isolate ball R15 and connect only to 1P2SWREG1_VFB for accurate voltage sense.






NOTE: Ground flooding only under the WLAN section, no ground thieving

Components inside dashed outline must be placed exactly as per BCM96362ADVNGR2 layout.




Keep voltage drop across ferrite beads to less than 1% of supply voltage.


BEC 8920NE			
Title	Power Filtering		
Size	Document Number		Rev 1.0
Date	Sunday, April 14, 2013	Sheet	6 of 8



SEC 8920NE		
802.11n WLAN Front End		
Size	Document Number	Rev
Custom		1.0
Date:	Sunday, April 14, 2013	Sheet 7 of 9



BEC 8920NE		
Title DECT		
Size A	Document Number	Rev 1.0
Date:	Sunday, April 14, 2013	Sheet 8 of 9



BEC 89200E	
Extended AFE - Banding	
Doc	Document Number
Rev	7
Date	Sunday, April 14, 2003
Sheet	3 of 3