









PEG_COMP connect to PIN H22&J22 W:4mils/S:15mils/L: 500mils.
 PEG_COMP connect to PIN J21 W:12mils/S:15mils/L: 500mils.


Ivy Bridge Processor (CLK, MISC, JTAG)



eDP_COMP connect to PIN A18 W:4mils/S:15mils/L: 500mils. eDP_COMP connect to PIN A17 W:12mils/S:15mils/L: 500mils.







Ivy Bridge Processor (DDR3)



Ivy Bridge Processor (GRAPHIC POWER)

[33,41]	+VCC_CORE
[2,6,7,8,10,33,34,38,43]	+1.05V_PCH
[134]	MAINON_15V
[8,10,12,13,33,34,37,43]	+1.5V_SUS
[2,33]	+1.5V_CPU
[10,27]	+1.5V
[7,10,33,34,40]	+1.8V
[33,34,39]	+0.85V
[33,41]	+VCC_GFX





VSS

VSS

RESERVED

CONFIDENTIAL TO QSMC FOR REVIEW


For Sandy Bridge R10053 stuff
For Ivy Bridge R10053 no stuff

For rPGA socket, RSVD59 pin should be left NC

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.







	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


Cougar Point/Panther Point (DMI,FDI,PM)

Cougar Point/Panther Point (LVDS,DDI)







RTC Circuitry(RTC)




Cougar Point/Panther Point (HDA,JTAG,SATA)



HDA Bus(CLG)




PCH Dual SPI (CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V ₀ - R514 - 1K 4 - SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R472 - 1K 4 - PCH_GNT3# [8]									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R114 - 330K 4 - PCH_INVRMEX									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] R471 - 1K 4 - BBS_BIT1 [8]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	R203 - 1K 4 - BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_SS - R411 - 1K 4 - ACZ_SDOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R254 - 2.2K 4 - DF_TVS [9] R255 - 1K 4 - H_SNB_IVB# [2]									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R490 - 1K 4 - PLL_ODDR_EN [9]									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_SS - R413 - 1K 4 - ACZ_SYNC_R									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V ₀ - R181 - 1K 4 - PCH_SPI_SI									
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										




Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)

[6,7,8,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42,43]

+3V_S5

+3V

09



Board ID For Function	ID1 GPIO06	ID2 GPIO16	ID3 GPIO13
SDV	0	0	0
SIV	0	0	1
SIT	0	1	0
SVT			
SOVP			

Board ID use below GPIO:
BOARD_ID1
BOARD_ID2
BOARD_ID3

PCB_LAYER_ID:
0-->6 layer
1-->8 layer

System ID[0],ID[1]:
-->LZ1 [0,0]
-->LZ2 [0,1]
-->LZ3 [1,0]

GPIO Pull-up/Pull-down(CLG)

LAN_DISABLE# R162 10K 4 +3V_S5

EC_EXT_SMI# R130 10K 4 +3V

EC_EXT_SCI# R431 10K 4 +3V

EC_A20GATE R498 10K 4 +3V

EC_RCIN# R500 10K 4 +3V

TEMP_ALERT# R223 10K 4 +3V

BT_ON# R481 10K 4 +3V

GPIO27 R441 10K 4 +3V

SATA2GP/GPIO36 Reserved

Rising edge of PWROK

This signal has a weak internal pull-down.

NOTES:

- The internal pull-down is disabled after PLTRST# deasserts.
- This signal should not be pulled high when strap is sampled.

CCD_ON# R515 200K/F 4 +3V

FDI OVRVLTG R491 100K 4 +3V

FDI OVRVLTG R486 1K/F 4 +3V

DMI TERMINATION VOLTAGE OVERRIDE	Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)
FDI TERMINATION VOLTAGE OVERRIDE	LOW - Tx, Rx terminated to same voltage (DEFAULT)
BIOS RECOVERY	High = Disable (Default) Low = Enable

SGPIO

S_GPIO R508 10K 4 +3V

R505 0.4

BIOS_REC R499 10K 4 +3V

R501 0.4

SV_SET_UP High = Strong (Default)

TEST SET_UP R194 10K 4 +3V

R185 0.4

HOST_ALERT#1_R R466 1K 4 +3V_S5

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

MFG-MODE R199 10K 4 +3V

R202 0.4

	SWITCHABLE	UMA
Stuff	R186	R195
No Stuff	R195	R186

UMA@10K 4 +3V

DGPU PRSNT# R186 +3V

DIS@100K 4 +3V

PROJECT : LZ2A

Quanta Computer Inc.


Size Document Number

Panther Point 4/6

Date: Wednesday, December 07, 2011 Sheet 9 of 45


Rev 1A

Cougar Point/Panther Point (GND)



CPT_PPT_Rev_0p5

U13I




CPT_PPT_Rev_0p5

QUANTA CONFIDENTIAL TO SMC FOR REVIEW

PROJECT : LZ2A
 Quanta Computer Inc.




Size	Document Number	Rev
	Panther Point 6/6	1A
Date:	Wednesday, December 07, 2011	Sheet 11 of 45


DDR_RVS (DDR)



[6,7,8,9,10,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42,43] +3V
 [2,4,10,13,33,34,37,43] +1.5V_SUS
 [13,34,37] +0.75V_DDR_VTT
 [13] +SMDDR_VREF_DIMM

12





- All GPU power rails must ramp up after VDD33. The following conditions must be met:
- ▶ tENVDD > 0
 - ▶ tFBVDDQ > 0
 - ▶ tPEX_VDD > 0
 - ▶ tFFx_IOVDD ≥ 0
 - ▶ tFFy_IOVDD ≥ 0
- ▶ The ramp time for any rail must be more than 40 us.




Figure 17. Recommended Power On Sequencing Order









Figure 18. Recommended Power Off Sequencing Order

PEG Capacitance	
N13P-GS (GK107)	CH4222K9B04: CAP CHIP 0.22U 10V(+/-10%,X5R,0402)
N13P-GL (GF108)	CH41002KB93: CAP CHIP 0.1U 10V(+/-10%,X5R,0402)
N13M-GE1 (GF119)	







	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistance	Quanta PN	DESCRIPTION
4.99K/F_4	CS24992FB26	RES CHIP 4.99K 1/16W +1%(0402)
10K/F_4	CS31002FB26	RES CHIP 10K 1/16W +1% (0402)
15K/F_4	CS31502FB24	RES CHIP 15K 1/16W +1% (0402)
20K/F_4	CS32002FB29	RES CHIP 20K 1/16W +1%(0402)
24.9K/F_4	CS32492FB16	RES CHIP 24.9K 1/16W +1%(0402)
30K/F_4	CS33002FB13	RES CHIP 30K 1/16W +1%(0402)
34.8K/F_4	CS33482FB22	RES CHIP 34.8K 1/16W +1%(0402)
45.3K/F_4	CS34532FB18	RES CHIP 45.3K 1/16W +1% (0402)

VRAM Configure	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN	RAMCFG [3:0]	ROM_SI
900MHz 2GB(128M*16) Samsung	AKDSMGWT500		K4W2G1646C-HC11	0x7(0111)	R87 (45.3K ohm)
900MHz 2GB(128M*16) Hynix	AKDSMGWTW00		H5TQ2G63BFR-11C	0x6(0110)	R87 (34.8K ohm)
900MHz 1GB(64M*16) Samsung	AKDSGGT500		K4W1G1646C-BC11	0x3(0011)	R87 (20K ohm)
900MHz 1GB(64M*16) Hynix	AKDSLZWTW02		H5TQ1G63DFR-11C	0x2(0010)	R87 (15K ohm)

Res	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

VRAM Configuration Table *ROM_SI Strap Bit for RAM Mapping

GPU Model Strap Table

GPU Model	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13M-GE1-A1 (GF119)	R73 (30K ohm) PD	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R47 (4.99K ohm) PU	R52 (4.99K ohm) PD	R56 (10K ohm) PD
N13P-GL-A1 (GF108)	R73 (10K ohm) PD	R76 (15K ohm) PD	R383 (45.3K ohm) PU	R41 (45.3K ohm) PD	R47 (10K ohm) PU	NA	NA
N13P-GS-A2 (GK107)	R69 (10K ohm) PU	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R42 (15K ohm) PD	R52 (4.99K ohm) PD	R56 (10K ohm) PD

Using internal thermal sensor




Table 5. Stuffing Options

GPU	Signal/Rail	Stuffing Option
H13P-GT/-GS/-LP, H14P-Q1/-Q3	I2C and GPIO	No stuff FET Stuff 0Ω bypass resistor
	3V3MISC	Stuff FET No stuff 0Ω bypass resistor
Other H13P and H13M	I2C and GPIO	Stuff FET No stuff 0Ω bypass resistor
	3V3MISC	No stuff FET Stuff 0Ω bypass resistor

	Q6, Q63, R81, R104	R68, R102, R105, R463
N13P-GS	Unstuff	Stuff
N13P-GL	Stuff	Unstuff
N13M-GE1	Stuff	Unstuff





Table 2. GB4-128 Ballout Compatibility




Ball Number	N13P-PES/-GL/-N51 Signal Names	N13M-GE1 Signal Names	N13P-GV / N13M-GS Signal Names	N13P-GT/-GS/-LP and N14P-Q1/-Q3 Signal Names	Comment
L3	CEC	HC	HC	HC	Place a 10k pull-up to 3V3 on H13P-PES/-GL/-N51.



NVVDD Table	N13M-GE1-A1 (GF119)		N13P-GL-A1 (GF108)		N13P-GS-A1 (GK107)	
	NVVDD (0.9V)		NVVDD (0.95V)		NVVDD (0.9V)	
GPU_VID0	0 (R66)	0 (R66)	0 (R66)	0 (R66)		
GPU_VID1	0 (R62)	0 (R62)	0 (R62)	0 (R62)		
GPU_VID2	0 (R58)	1 (R59)	0 (R58)	0 (R58)		
GPU_VID3	0 (R57)	1 (R54)	0 (R57)	0 (R57)		
GPU_VID4	1 (R71)	0 (R40)	1 (R71)	1 (R71)		
GPU_VID5	1 (R385)	1 (R385)	1 (R385)	1 (R385)		

GPIO ASSIGNMENTS

GPIO pin Name	Normal Function	I/O	Functional Description
GPIO0	GPU_VID4	O	GPU Core VDD VID4
GPIO1	GPU_VID3	O	GPU Core VDD VID3
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control
GPIO3	LCD_VCC or PSI	O	Panel Power Enable or Phase Shedding
GPIO4	LCD_BLEN	O	Panel Backlight Enable
GPIO5	GPU_VID1	O	GPU Core VDD VID1
GPIO6	GPU_VID2	O	GPU Core VDD VID2
GPIO7	3D Vision	O	3D Vision Left/Right signal
GPIO8	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALERT	I/O	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	O	Memory VREF Control
GPIO11	GPU_VID0	O	GPU Core VDD VID0
GPIO12	PWR_LEVEL	I	AC power detect or power supply overdraw input.
GPIO13	GPU_VID5	O	GPU Core VDD VID5
GPIO14	HPD_AB	I	Hot Plug Detect for IFPAB
GPIO15	HPD_C	I	Hot Plug Detect for IFPC
GPIO16	PSI or MEM_VDD_CTL	O	Phase Shedding or Memory VDD VID
GPIO17	HPD_D	I	Hot Plug Detect for IFPD
GPIO18	HPD_E	I	Hot Plug Detect for IFPE
GPIO19	HPD_F	I	Hot Plug Detect for IFPF
GPIO20	Reserved		
GPIO21	Reserved		




	R74	Q12
N13P-GS	Unstuff	Stuff
N13P-GL	Stuff	Unstuff
N13M-GE1	Stuff	Unstuff





Table 5. Stuffing Options

GPU	Signal/Rail	Stuffing Option
N13P-GT/-GS/-LP, N14P-Q1/-Q3	I2C and GPIO	No stuff FET Stuff 0Ω bypass resistor
	3V3MISC	Stuff FET No stuff 0Ω bypass resistor
Other N13P and M13M	I2C and GPIO	Stuff FET No stuff 0Ω bypass resistor
	3V3MISC	No stuff FET Stuff 0Ω bypass resistor


[6] INT_HDMI_TXDP2	C620	0.1U/10V_4	HDMI TX2+
[6] INT_HDMI_TXDN2	C619	0.1U/10V_4	HDMI TX2-
[6] INT_HDMI_TXDP1	C618	0.1U/10V_4	HDMI TX1+
[6] INT_HDMI_TXDN1	C617	0.1U/10V_4	HDMI TX1-
[6] INT_HDMI_TXDP0	C616	0.1U/10V_4	HDMI TX0+
[6] INT_HDMI_TXDN0	C615	0.1U/10V_4	HDMI TX0-
[6] INT_HDMI_TXCP	C613	0.1U/10V_4	HDMI CLK+
[6] INT_HDMI_TXCN	C611	0.1U/10V_4	HDMI CLK-




Change to KL6/BC HDMI CONN



For ESD




For EMI



PROJECT : LZ2A
Quanta Computer Inc.

Size Custom Document Number Madison_LVDS/HDMI/CRT switchable Rev 1A
 Date: Wednesday, December 07, 2011 Sheet 21 of 45


Layout Note:
Setting R,G,B trace
impedance to 50 ohm.






Place near
U37,U38 < 200 mil

Place near
CN12 connector
< 200 mil


For EMI



QUANTA CONFIDENTIAL TO QSMC FOR REVIEW




* C476 and C472 are for U24 LAN_EVDD12 pin 21.





* C5110 to C5113 are for U5006 VDD33 pins-- 1, 29, 37 and 40.


Place C5113, C5094 closed to U5006 pins44,45, and 40.





* C5119 to C5123 are for U5006 VDD12 pins-- 10, 13, 30, 36, 39.




Layout: All termination signal should have 30 mil trace




CODEC(ADO)




Codec Power(ADO)




Earphone(AMP)




HDA Power(ADO)




System MIC(AMP)



Speaker(AMP)





PC BEEP




SATA HDD Connector.

SATA ODD Connector.



[7,10,21,22,25,29,30,33,34] +5V
 [6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,27,29,30,31,32,33,34,37,38,41,42,43] +3V
 [10,34,35,36,37,38,39,40,41,42,43] +5VPCU
 [6,7,23,24,27,31,32,34,35,36,40] +3VPCU
 [23,30,34,36,43] +15V




Place caps close to connector.




Place caps close to connector.




Place caps close to connector.



Place caps close to connector (<200mil).









PCI-Express TX and RX direct to connector






For BSD

For ESD / RF


For EMI




Place caps close to connector.



USB2.0*1




DC-IN Board




QUANTA CONFIDENTIAL TO QSMC FOR REVIEW


FAN CONTROL




QUANTA COMPUTER CORPORATION
CONFIDENTIAL
FOR REVIEW




BLUETOOTH



Touch pad






MMB




QUANTA CONFIDENTIAL TO QSMC FOR REVIEW


KEYBOARD




LED








Card Reader BOARD




POWER BOARD








Project	PU/PD
Z380 (LZ1) - INTEL	PU
Z480 (LZ2) - INTEL	PU
Z485 (LZ2) - AMD	PU
Z580 (LZ3) - INTEL	PD
Z585 (LZ3) - AMD	PD




Screw for ME




CPU BKT



For ESD




For EMI




PROJECT : LZ2A
Quanta Computer Inc.

Size B	Document Number HOLD/SKEW/ESD/EMI	Rev 1A
Date: Wednesday, December 07, 2011	Sheet 33 of 45	

+3V, +5V




3V_S5, 5V_S5



LANVCC

[23,33,35,37,38,39,41,42] VIN
 5V_AL
 3V_AL
 REF
 [10,34,35,37,38,39,40,41,42,43] +5VPCU
 +15V
 [6,7,23,24,26,27,31,32,34,35,40] +3VPCU



+5VPCU
 Fs=400K
 TDC :6A
 Imax :8A
 OCP :10A

+3VPCU
 Fs=500K
 TDC :6A
 Imax :8A
 OCP :10A

Place these CAPs close to FETs

Place these CAPs close to FETs


PROJECT : LZ2A
Quanta Computer Inc.

Size	Document Number	Rev
	3V/5V (TPS51123ARGER)	
Date:	Wednesday, December 07, 2011	Sheet 36 of 45

[12,13,34] +0.75V_DDR_VTT

[23,33,35,36,38,39,41,42] VIN

[2,4,10,12,13,33,34,43] +1.5V_SUS




+0.75V_DDR_VTT
TDC : 1A

+1.5V_SUS
Fs=300K
TDC :16A
Imax :19A
OCP :22A

$$V_o = 1.8 * R2 / (R1 + R2)$$

[10,34,35,36,37,38,40,41,42,43] +5VPCU
 [23,33,35,36,37,38,41,42] VIN
 [4,33,34] +0.85V



[32,35,36,37,38,40,41] HWPG
 [38] 1.05V_VTT_PWRGD


[4] VCCSA_SEL0
 [4] VCCSA_SEL
 [4] VCCUSA_SENSE

G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

default 0.9V

CONFIDENTIAL TO QSMC FOR REVIEW


[10,34,35,36,37,38,39,41,42,43] +5VPCU
[6,7,23,24,26,27,31,32,34,35,36] +3VPCU
[4,7,10,33,34] +1.8V



+1.8V
Fs=1500K
TDC :2A

CONFIDENTIAL TO QSMC FOR REVIEW

[6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,43] +VCC_GFX
 [10,34,35,36,37,38,39,40,41,43] +5VPCU
 [4,33,41] +VCC_CORE
 [23,33,35,36,37,38,39,41] VIN
 [4,33,41] +VCC_GFX






- [17] GPU_VID0 PR7 20 4 short 31 VID0
- [17] GPU_VID1 PR9 20 4 short 32 VID1
- [17] GPU_VID2 PR11 20 4 short 33 VID2
- [17] GPU_VID3 PR12 20 4 short 34 VID3
- [17] GPU_VID4 PR14 20 4 short 35 VID4
- [17] GPU_VID5 PR18 20 4 short 36 VID5
- [17] GPU_VID6 PR19 20 4 short 37 VID6

GFX_CORE
 Fs=300K
 TDC : 30A
 Imax : 40A
 OCP : 50A

	PR44	PC14	OCP
N13P-GS N13P-GL	CS21492FB51 (1.47K)	Stuffed	TDC : 30A Imax : 40A OCP : 50A
N13M-GE1	CS21272FB15 (1.27K)	Unstuffed	TDC : 20A Imax : 25A OCP : 30A

[6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42]	+3V_GPU
[14,16,17,18]	+3V_GPU
[10,34,35,36,37,38,39,40,41,42]	+5VPCU
[14,15,19,20,33]	+1.5V_GPU
[23,29,30,34,36]	+15V
[2,4,10,12,13,33,34,37]	+1.5V_SUS
[14,15,16,33]	+1.05V_GFX_PCIE
[2,4,6,7,8,10,33,34,38]	+1.05V_PCH



QUANTA CONFIDENTIAL TO QSM FOR REVIEW

EC #	Page	CMVC #	Description	Date	Part Affected
B-00	15		To change D3 pin 2's connection from NVVDD_PG to GFXON for Deep_S3.	0921	
B-01	43		Add PR122 and D26 for +1.05V_GFX_PCIE discharge.	0921	
B-02	17		To change D5 pin1's connection from ACIN to AC_PRESENT for GPU Enable.	0922	
B-03	37		Change PR163 from 0R to 100K form Deep_S3	0922	
B-04	37		Add PD16 1SS355 for Deep_S3	0922	
B-05	32		Add Net EC_DRAMRST_GATE to connect U10's pin 106 and R614.	0925	
B-06	6		Add R615, Q55, Q56, D28 , D29 and Net DPWROK for Deep_S3.	0925	
B-07	10		Add Q57, Q58 and Net SLP_SUS# for Deep_S3.	0925	
B-08	32		Change U10 pin 76's net name from AB_CHARGING to SLP_SUS# for Deep_S3.	0925	
B-09	32		Change U10 pin 83's net name from RF_SW# to PCIE_WAKE#for Deep_S3.	0925	
B-10	32		Change U10 pin 100's connection from PCH to Net GFXON for Deep_S3.	1005	

QUANTA CONFIDENTIAL TO QSMC FOR REVIEW

