








**3.3V regulated power for PF0100**



**STANDBY POWER from PSU**



**5V main power CTR from Front MCU**

NAD ELECTRONICS		
Schematic title : Pulse 2 Gen 2.5		
Rev   Sheet Name : VP1.0	POWER-SUPPLY	Size c
2017/DEC/21	1	Sheet 2 of 17


The PMPF0100 has two power-on states when the OTP registers are not configured and the OTP fuses are not blown. They are:

1. If the pin, VDDOTP equals 0V, or 2.5V and a turn-on event occurs, none of the regulators will turn on. This mode allows the PMIC to be configured using the I2C interface to write to One Time Programmable (OTP) registers for developing the desired power on sequence and settings to be used in the system. To use the I2C interface, VIN must be greater than UVDET and VDDIO must be supplied externally as SW2 cannot yet be enabled. Unlike the OTP fuses, the OTP registers settings are not permanent as they allow the customer to "Try Before Buy (TBB)". To avoid confusion with the OTP fuses, the OTP registers will be referred to as "TBBOTP". **WARNING:** The external components on the board for the switching regulators and the LDOs must be configured to match the TBBOTP register settings otherwise the PMIC and any external components may be damaged and the system may fail to power on.
2. If the pin, VDDOTP equals 1.5V(VCOREDIG),the PMIC will always power on in a factory defined mode as shown in the [Table 13](#), regardless of the contents of the TBBOTP register. This mode allows the part to be tested in a known valid PMIC configuration, irrespective of what has been programmed into the OTP fuses, or without requiring the TBBOTP registers to be configured.




Table 14. Source of Start-up Sequence




VDDOTP(V)	tbb_por	fuse_por	Start-up sequence
0	0	0	None
0	0	1	OTP fuses
0	1	x	TBBOTP registers
1.5	x	x	Factory defined

E4	OTP FUSE POR1	R/W	8'h0000_00h0	TBB POR	SOFT FUSE POR	-	-	-	FUSE POR1	-
			0	0	0	0	0	0	x	0
E5	OTP FUSE POR1	R/W	8'h0000_00h0	TBB POR	SOFT FUSE POR	-	-	-	FUSE POR2	-
			0	0	0	0	0	0	x	0
E6	OTP FUSE POR1	R/W	8'h0000_00h0	TBB POR	SOFT FUSE POR	-	-	-	FUSE POR3	-
			0	0	0	0	0	0	x	0




VDDOTP  
Connect TP\_OTP to 8V to program PMIC OTP fuse





# IMX6-SOLO-POWER




Default : IMX6 Solo

All-in-One optional circuit

	IMX6 QUAD	IMX6 SOLO
R801	SHORTED	SHORTED
R803	SHORTED	SHORTED
R341	OPEN	OPEN
R342	OPEN	OPEN


C-IMX6-SOLO-PBGA624-Q18MM

NAD ELECTRONICS	
Pulse 2 Gen 2.5	
VP1.0	IMX6-POWER
2012.09.22	
Sheet 5 of 17	






IMX6-SOLO-DDR


C-MX6-SOLO-PBGA240-8MM



NAD ELECTRONICS	
Pulse 2 Gen 2.5	
VP1.0	IMX6-DDR3
2012/DEC/21	Sheet 8 of 17



NAD ELECTRONICS	
Pulse 2 Gen 2.5	
VP1.0	IMX6-BOOT(GPIOMMC/SD)
2017DEC21	Sheet 7 of 11



**BOOT MODE**

Default

00 : Boot from fuses - For Development

01 : Serial downloader

10 : Internal boot - For Production


R63 - 4.7K

R61 - 4.7K



R63 - 4.7K

R61 - 4.7K


R64 - 4.7K



- If SATA is not used in Quad, it is recommended to be grounded by optional resistors by R356 and R357  
- For Solo, NC : Default









USB D+/- 90 Ohm differential pairs

USB Device  
Micro USB-AB Receptacle

USB device port on rear panel




Downstream port 1 goes to 8812

Downstream port 2 goes to BlueTooth

Downstream port 3 goes to Backpanel




VBUS : Use the wide enough trace to support over 1 Amps



USB D+/- 90 Ohm differential pairs

Reserved USB Host port on rear panel


NAD ELECTRONICS		
Pulse 2 Gen 2.5		
VP1.0	IMX-USB	01
2017/05/21		
1 Sheet 9 of 17		




AUDMUX3 FOR BT

UART1 TX, UART1 RX


Extra GPIOs with Pull up/down bank




UART1 for a debug




JTAG for development only




1st 8812 WiFi module - USB : DNP





2nd 8223 WiFi module - SDIO



NAD ELECTRONICS	
Schematic title :	Pulse 2 Gen 2.5
Rev	Sheet Name : IMX6-WIFI
VP1.0	Size C
2017/DEC/21 1 SHEET 12 of 17	



No room for VIAs.




GPIO0\_5-10, VDDIO SDIO DOMAIN  
 GPIO11\_13-14, 25-32, 34, VDDIO GPIO 1 DOMAIN  
 GPIO16-18, 21, 24, 35, VDDIO GPIO\_2 DOMAIN  
 GPIO19, VDDIO\_AO\_FM DOMAIN







NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR ITS CONTENTS, EITHER WHOLLY OR IN PART, FOR ANY PURPOSES WITHOUT THE EXPRESS WRITTEN PERMISSION OF QUALCOMM ATHERS, INC.  
 THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT, RE-EXPORT OR TRANSFER (EXPORT) LAWS, DIVERSION CONTRARY TO U.S. AND INTERNATIONAL LAWS STRICTLY PROHIBITED.

9377 and RF

QUALCOMM ATHERS, INC. 1700 TECHNOLOGY DRIVE SAN JOSE, CA 95110 U.S.A.		TITLE SCHEMATIC, CCA, WB396-040, QCA9377	
SIZE D	802.L1KCN78/G/N_151.WIFI_BT_COMBO SDCHART	REV A	
SCALE NONE		SHEET 2	OF 5



Note: Should isolate REG33\_GND and SWREG\_GND.  
 Do not connect VSS\_PM and GND\_SWREG in top layer.  
 SWREG\_GND (#1) (High current) : Dedicate GND via to GND plane.  
 VSS\_PM (Low current) : Dedicate GND via to GND plane.





### Power Rail Domain

Check the Power domain carefully.///

Power Rail Domain	GPIO#	NOTES
VDDIO_SDIO	GPIO0,5-10	GPIO10 1.8V or 3.3V
VDDIO_GPIO1	GPIO11,13-14,25-32,34	1.8V or 3.3V
VDDIO_GPIO2	GPIO16-18,21,24,35	1.8V or 3.3V
VDDIO_AO (VDDIO_AO_PM)	GPIO19 WL_EN BT_EN	1.8V or 3.3V
VDDIO_XTAL_PAD	CLK_OUT	1.8V or 3.3V

### PMU\_POWER

QUALCOMM Atheros Inc. 1700 TECHNOLOGY DRIVE SAN JOSE, CA 95110 USA		SCHEMATIC_CCA_WB396-040_QCA9377	
SIZE	802.11X/7/9/G/N_1X1_WIFI_BT_COMBO	REV	A
D	SDIO+UART	LD26-19107	
SCALE	NONE	SHEET	3 OF 5



**In debug mode**

GPIO	EJTAG	NetName
GPIO10 (VV)	TDO	SDIO_INTERRUPT_L
GPIO13 (VV)	TCK	LTE_UART_TXD
GPIO14 (VV)	TMS	LTE_UART_RXD
GPIO16	TDI	WLAN_RF_KILL_L
GPIO24	TRSTN	HCI_UART_WAKEHOST_L

GPIO	DebugUART	NetName
GPIO18	Debug_UART_RX	PCIE_WAKE_L
GPIO19	Debug_UART_TX	PCIE_CLKREQ_L




Boot Strap Table


In Debug Mode, BT\_LED can not be used.

Function Mode	GPIO5	GPIO6	GPIO7	GPIO10	GPIO28	GPIO31	GPIO29	GPIO30	GPIO34
Function Mode	--	1	--	--	--	--	--	--	--
Debug Test Mode	1	0	--	--	--	--	--	--	--
Test Mode	0	0	--	--	--	--	--	--	--
WiFi JTAG	1	0	--	--	--	1	0	*1 0	0
BT JTAG	1	0	--	--	--	0	1	*2 0	0
Force SDIO On	1	0	1	--	--	--	--	--	--
PCM Override	--	0	--	1	--	--	--	--	--
ML CPU Init Ret/MSK	1	0	--	--	1	--	--	--	--
Pwz-PCIE-Short	1	0	--	--	1	--	--	--	--

EJTAG group select  
 "0": GPIO 10/13/14/16/24, Default  
 "1": GPIO 10/16/21/34/35

NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR ITS  
 CONTENTS, EITHER IN WHOLE OR IN PART, WITHOUT THE EXPRESS WRITTEN  
 PERMISSION OF QUALCOMM ATHEROS, INC.  
 THE TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,  
 RE-EXPORT OR TRANSFER ("EXPORT") LAWS, DIVERSION CONTRARY TO U.S.  
 AND INTERNATIONAL LAW IS STRICTLY PROHIBITED.





RGMII signals 50 Ohm traces

Table 3.5 Hardware Connection Determines Configuration Pin Value (CPV)

CONFIG[X] CONNECTS TO:	VALUE
GND	CPV(0)
100_LED	CPV(1)
1000_LED	CPV(2)
VDD	CPV(3)

Ethernet Reference Clock Source  
 1. External 125MHz OSC : Default  
 2. GPIO\_16

- CCM\_ANALOG\_PLL\_ENETn: Bit 0 and Bit 1  
 - DM\_SEL : 11 = 125MHz





Table 3.4 Configuration Straps

CONFIGURATION STRAP	DESCRIPTION	LOGIC 0 (PD)	LOGIC 1 (PU)
REFCLK_SEL	Selects the reference clock frequency input on the XI pin	25MHz (Default)	125MHz
HPD_MODE	Selects the hardware power-down (HPD) mode	HPD with PLL disabled (Default)	HPD with PLL enabled
RGMII_ID_MODE	Configures the RGMII PHY TXC/RXC delay enable bits of the Control / Status Indications Register (27 [9:8]). Refer to Section 3.3, "RGMII Interface," on page 22 for additional information.	27 [9:8] = 00b (Default)	27 [9:8] = 11b


NAD ELECTRONICS

Schematic title : Pulse 2 Gen 2.5


Rev | Sheet Name : PERIPH-ETHERNET | Size  
 VP1.0

2017/DEC/21 | 1 | Sheet 13 of 17







# DIGITAL/ANALOG INPUT AUDIO







For CSR8675 Module connector

### AUDMUX3









### Connector to Cap touch keyboard



### Connector TO I/O board





### Connector to D2A




NAD ELECTRONICS		
Schematic title :		Pulse 2 Gen 2.5
Rev	Sheet Name :	EXTERNAL_IN/OUT
VP1.0	2017/DEC/21	Sheet 17 of 17

Rev	Description	Date	Eng
C0.1	Revised half-bridge output circuits. Replace half-bridge outputs 3 and 4 with full bridge. Change C192 and C218 from .1uF to 1uF.	24 May 2018	RDK
C0.2	Revised PWM connections	24 May 2018	RDK
C0.3	Unreleased Version	24 May 2018	RDK
C0.4	Revised output filter on half bridge outputs (L9, C278, C283)	29 May 2018	RDK
C0.4	Input to U20, U21 changed to +5V_SB. 1.8V enabled by +32V_SW, 3.3V enabled by 1.8V. SCAMP powered by +5V_SB. Added R258.	29 May 2018	RDK
C0.4	Changed connector J13 to customer specified part (2.54mm to 2.50mm)	15 Jun 2018	RDK

		Elegant Audio Solutions, Inc. 8706 Blazyk Drive Austin, TX 78737	
<b>Title</b>			
<b>LENBROOK PULSE-2 REV-C</b>			
<b>Size</b>	<b>Document Number</b>	<b>Revision History</b>	<b>Rev</b>
B	EAS-LENBRK-P2-C		C05
<b>Date:</b>	Friday, June 15, 2018	<b>Sheet</b>	1 of 7







 Elegant Audio Solutions ((EAS))  
 8706 Blazyk Drive  
 Austin, TX 78737  
 512-288-7786 **RDK**

Title **LENBROOK PULSE-2 REV-C**


Size A	Document Number EAS-LENBRK-P2-C	<b>Block Diagram</b>	Rev C05
-----------	------------------------------------	----------------------	------------

Date: Friday, June 15, 2018 Sheet 2 of 7



		Elegant Audio Solutions ((EAS)) 8706 Blazyk Drive Austin, TX 78737 512-288-7786	<b>RDK</b>
<b>Title</b>			
<b>LENBROOK PULSE-2 REV-C</b>			
<b>Size</b> A	<b>Document Number</b> EAS-LENBRK-P2-C	<b>PCB FLOOR PLAN</b>	<b>Rev</b> C05
<b>Date:</b> Friday, June 15, 2018		<b>Sheet</b> 3 <b>of</b> 7	





**IRQ Boot Modes**


IRQ (D:A)	D	C	B	A
FLASH=(1)	0	0	1	0
I2C=(0)	0	0	0	0

Elegant Audio Solutions ((EAS))  
8706 Blazysk Drive  
Austin, TX 78737  
512-288-7786

**Title** **LENBROOK PULSE-2 REV-C**

<b>Size</b>	Document Number	<b>DAE-3HT</b>	<b>Rev</b>
<b>Custom</b>	EAS-LENBRK-P2-C		C05
<b>Date:</b> Friday, June 15, 2018	<b>Sheet</b> 4 <b>of</b> 7		

One each bulk cap pair per A/B and B/C Power  
Two each 0.1uF cap pair per A/B and B/C Power




### MODE SELECTION PINS

MODE PINS			PWM Input <sup>(1)</sup>	Output Configuration	Input A	Input B	Input C	Input D	MODE
M3	M2	M1							
0	0	0	2N + 1	2 x BTL	PWMa	PWMb	PWMc	PWMD	AD Mode
0	0	1	1N + 1 <sup>(2)</sup>	2 x BTL	PWMa	Unused	PWMc	Unused	AD Mode
0	1	0	2N + 1	2 x BTL	PWMa	PWMb	PWMc	PWMD	BD Mode
0	1	1	1N + 1 <sup>(2)</sup>	1 x BTL + 2 x SE	PWMa	Unused	PWMc	PWMD	AD Mode
1	0	0	2N + 1	1 x PBTL	PWMa	PWMb	0	0	AD Mode
1	0	0	1N + 1 <sup>(2)</sup>	1 x PBTL	PWMa	Unused	0	1	AD Mode
1	0	0	2N + 1	1 x PBTL	PWMa	PWMb	1	0	BD Mode
1	0	1	1N + 1	4 x SE <sup>(3)</sup>	PWMa	PWMb	PWMc	PWMD	AD Mode

- (1) The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.
- (2) Using 1N interface in BTL and PBTL mode results in increased DC offset on the output terminals.
- (3) The 4xSE mode can be used as 1xBTL + 2xSE configuration by feeding a 2N PWM signal to either INPUT\_AB or INPUT\_CD for improved DC offset accuracy


One each bulk cap pair per A/B and B/C Power  
Two each 0.1uF cap pair per A/B and B/C Power




**MODE SELECTION PINS**

MODE PINS			PWM Input <sup>(1)</sup>	Output Configuration	Input A	Input B	Input C	Input D	MODE
M3	M2	M1							
0	0	0	2N + 1	2 x BTL	PWMA	PWMB	PWMC	PWMD	AD Mode
0	0	1	1N + 1 <sup>(2)</sup>	2 x BTL	PWMA	Unused	PWMC	Unused	AD Mode
0	1	0	2N + 1	2 x BTL	PWMA	PWMB	PWMC	PWMD	BD Mode
0	1	1	1N + 1 <sup>(2)</sup>	1 x BTL + 2 x SE	PWMA	Unused	PWMC	PWMD	AD Mode
1	0	0	2N + 1	1 x PBTL	PWMA	PWMB	0	0	AD Mode
1	0	0	1N + 1 <sup>(2)</sup>	1 x PBTL	PWMA	Unused	0	1	AD Mode
1	0	0	2N + 1	1 x PBTL	PWMA	PWMB	1	0	BD Mode
1	0	1	1N + 1	4 x SE <sup>(3)</sup>	PWMA	PWMB	PWMC	PWMD	AD Mode

- (1) The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.
- (2) Using 1N interface in BTL and PBTL mode results in increased DC offset on the output terminals.
- (3) The 4xSE mode can be used as 1xBTL + 2xSE configuration by feeding a 2N PWM signal to either INPUT\_AB or INPUT\_CD for improved DC offset accuracy







Elegant Audio Solutions (EAS)		8703 Blazzyk Drive Austin, TX 78737 512-288-7786		RDK
<b>LENBROOK PULSE-2 REV-C</b>				
File	Document Number			Rev
Size	EAS-LENBRK-P2-C			C05
Date:	Friday, June 15, 2018	Sheet	7	of 7







Rev	Description	Date	Eng
B0.1	Removed R3 for direct +32V connection., added 1206 bleed resistors in parallel with C6, TO-220 Heatsink now Kwanhong P2i	13 Jun 2018	DLC
B1.0	Release to PCB	15 Jun 2018	DLC

02 - Lenbrook Pulse SMPS


 Elegant Audio Solutions ((EAS)) 8706 Blazyk Drive Austin, TX 78737 512-288-7786		BLO	
			<b>Title</b> <b>LENBROOK PULSE SMPS REV-B</b>
<b>Size</b> B	<b>Document Number</b> EAS-LENBRK-SMPS-B	<b>Revision History</b>	<b>Rev</b> B1.0
<b>Date:</b> Friday, June 15, 2018		<b>Sheet</b> 1 of 2	



		Elegant Audio Solutions (EAS)	
		6708 Blazye Drive Austin, TX 78737 512-288-7786	
		BLO	
<b>LENBROOK PULSE SMPS REV-B</b>			
Size	Document Number	Rev	
Custom	EAS-LENBROK-SMPS-B	LENBROOK PULSE SMPS	
Date:	Friday, June 16, 2016	Sheet	2 of 2




**Connector TO NMB**




NAD ELECTRONICS		
Schematic title : P300 IO BOARD		
Rev V1.0	Sheet Name : EXTERNAL_INOUT	Size 28
2014/Apr10	Sheet 2	of 2


# BREAKOFF BOARD of LED/IR Sensor for P series













For Breakoff board - LED/IR sensor



### IR Circuitry




For In-Circuit Programming



NAD ELECTRONICS	
Cap-Touch Key Board for NMB	
V1.1	PIC_MICRO
Release Date: 1 sheet of 3	

# Connector to NMB Board



Cap-Touch Keyboard				NMB					
MCU Pin Number	MCU Pin Name	Keyboard Net Name	Function	NMB Net Name	N110	N180	P100	P200	P300v2
21	RPB8/RB8	LED3_TIMER5	breakoff board				•	•	•
22	RPB9/RB9	LED2_TIMER4	breakoff board				•	•	•
48	RPC14/T1CK/RC14	LED1_TIMER1	breakoff board				•	•	•
29	RB14	HYPEX_ONOFF	HYPEX	HYPEX_ONOFF		•			
46	RPD0/RD0	HYPEX_FAULT_DETECT	HYPEX	HYPEX_FAULT_DETECT		•			•
47	RPC13/RC13	HYPEX_AUDIO_EN	HYPEX	HYPEX_AUDIO_EN		•			•
1	AN22/RPE5/PMD5/RE5	RED_LED	keyboard						
2	AN23/PMD6/RE6	GREEN_LED	keyboard						
3	AN27/RE7	BLUE_LED	keyboard						
11	AN5/RPB5/RB5	VOL_UP	keyboard						
12	AN4/RB4	MUTE	keyboard						
13	PGED3/RPB3/RB3	VOL_DOWN	keyboard						
14	PGEC3/RPB2/RB2	RW	keyboard						
15	PGEC1/RPB1/RB1	FF	keyboard						
16	PGED1/RPB0/RB0	TRI-LED-PWM	keyboard						
58	RPF0/RF0	LED_PWM4	keyboard						
61	RE1	GPIO for LED FF	keyboard						
62	RE2	GPIO FOR LED VOL UP	keyboard						
63	RPE3/RE3	GPIO FOR LED VOL DN	keyboard						
64	RE4	GPIO FOR LED RW	keyboard						
24	RB11	GPIO0	NMB	GPIO0	•	•	•	•	•
33	RPF3/RF3	UART_TX_TO_IMX	NMB	UART_TX_TO_IMX	•	•	•	•	•
34	RPF2/RF2	UART_RX_FROM_IMX	NMB	UART_RX_FROM_IMX	•	•	•	•	•
35	RPF6/SCK1/WI10/RF6	IR_IN	NMB	IR_IN	•	•			
36	SDA1/RG3	I2C_SDA	NMB	I2C_SDA	•	•	•	•	•
37	SCL1/RG2	I2C_SCL	NMB	I2C_SCL	•	•	•	•	•
43	RPD9/RD9	MUTE_AMP	NMB	MUTE_AMP			•	•	•
44	RPD10/RD10	RESET_AMP	NMB	RESET_AMP			•	•	•
45	RPD11/RD11	THERMAL_WARN	NMB	THERMAL_WARN			•	•	•
49	RPD1/RD1	PDN_AMP	NMB	PDN_AMP			•	•	•
50	RPD2/RD2	AMP_STBY	NMB	AMP_STBY		•			•
51	RPD3/RD3	NMB_STBY	NMB	NMB_STBY	•	•	•	•	•
52	RPD4/RD4	AUDIO_JACK_DETECT	NMB	AUDIO_JACK_DETECT	•	•	•	•	•
53	RPD5/RD5	IRIN_DETECT	NMB	IRIN_DETECT	•	•			
54	RD6	WAKEUP_IRQ	NMB	WAKEUP_IRQ	•	•	•	•	•
55	RD7	HP_DETECT	NMB	HP_DETECT	•	•			
59	RF1	TRIGGER_DETECT	NMB	TRIGGER_DETECT	•	•			
60	RE0	IMX_ONOFF	NMB	IMX_ONOFF	•	•	•	•	•
17	PGEC2/RPB6/RB6	PGEC	PIC program						
18	PGED2/RPB7/RB7	PGED	PIC program						
30	RPB15/RB15	STATUS_LED3	PWM	STATUS_LED3	•	•			
31	RPF4/RF4	STATUS_LED2	PWM	STATUS_LED2	•	•			
32	RPF5/RF5	STATUS_LED1	PWM	STATUS_LED1	•	•			
4	AN16/RPG6/SCK2/RG6	SPI-SCK-DDFA	TO DDFA	SPI-SCK-DDFA		•			•
5	AN17/RPG7/RG7	SPI-SS-DDFA	TO DDFA	SPI-SS-DDFA		•			•
8	AN19/RPG9/RG9	SPI-SISO-DDFA	TO DDFA	SPI-SISO-DDFA		•			•
28	RB13	GPIO0_DDFA	TO DDFA	GPIO0_DDFA		•			•
42	RPD8/RD8	DDFA-GPIO1	TO DDFA	DDFA-GPIO1	•				•