Technical Description

V@:ÁÒ``ā]{^} cÁW}å^¦ÁV^•cÁÇÒWWDÁã:ÁæÁ][¦cæà|^ÁGÈÕP:ÁÜØÁd;æ)•&^ãç^¦Á ÇX^@3&|^DÁ[-Áæ4ÜÔÁÔæ¦Ár^•c^{{Â`ã0@ÁFÏÁ&@ea}}^|e,Á[]^¦ææ3;*ÁææÁGIF€ÈEĬÍTP:ÁÁ ĞIÎIÈÏÍTP:ÁTP:ÈA'@:ÁÒWVÁã:Á][,^¦^åAåî^ÁæáJEÉÁXÁÖŐÁ:[`¦&^ÁÇÎÁ¢ÁFĚXÁQEDÁ àææc^¦ã*•DĚA'@:ÁÒWVÁ@ee Áæ3;ÁUÞEUØØÁ;ã&®ÉÁ Á

Ô Eơ\¦Á•, ão&@3,*ÁUÞÁ;@ÁÒWWÁ;a)åÁc@Ád;a)•&^ãç^¦ÁÇÔ[}d[||^¦DÁ[Ác@ÁÜÔÁÔæ)ÉÁ c@ÁÒWVÁ&a)Áà^Á&[}d[||^åÁq[Á, [ç^Á{[¦, a#åÉÉàæ&\, a#åÁ|^-∽Áæ)åÁ'ã†@Aà^Ác@Á ça)•&^ãç^¦ÁÇÔ[}d[||^¦DÉA

Á Modulation Type: GFSK Antenna Type: Integral, Internal (PCB Trace) Frequency Range: 2410.875MHz – 2464.875MHz, 17 channels Antenna Type: Internal and integral Antenna Gain: 0dBi Nominal rated field strength: 101.9dBµV/m at 3m Maximum allowed field strength of production tolerance: +/- 2dB

The functions of main ICs are mentioned below.

Á FĚÁVIÁCSOEECIHFE/OECDÁ&&oÁæÁCEÌÕP:ÁÜØÁ([åč|^ÈÁ GEĂVICÁCÔÒÎG€€CEÆTÌÚDÁ&&oÁæÁ[[^^¦Á^*č|æe[¦ÈÁ HĚÁVFÁÇæ&oÁæÁÖÔEÖÔÁ&[}ç^¦cº¦ÈÅ Á

2.4GHz RF module U3 (KA-2431-TA2):

FÈW ÁQÙ ÞÜ ÔF30 EZŐ DÁsze Áze ÁMCU.Á GĚŸ GÁÇFGT P: DÁsze Áze Á& [& Á[¦ÁM ÁÇ ã^|^••Á]; [&^••[¦DÁ HĚM ÁŶÔ ĜE EG DÁsze Áze Á^* ` |æe[¦ĚÁ I ĚWFÁQEÚFFF€DÁsze Áze ÁUØÁse[] [ãð: ¦ĚÁ Í ĚK VFÁQEÍ GEDÁsze Áze Áza) å Áj æ•Áājec; ¦ĚÁ Î ĚW ÁQEË FGF©DDÁsze Áze Áza) å Áj æ•Áājec; ¦ĚÁ Î ĚW ÁQEË FGF©DDÁsze Áze Áza) å Áj æ•Áājec; ¦ĚÁ Î ĚW ÁQEË FGF©DDÁsze Áze Áza) å Áj æ•Áājec; ¦ĚÁ

704	36 频率表
1CH	2410.875
2CH	2414.25
3CH	2417.625
4CH	2421
5CH	2424.375
6CH	2427.75
7CH	2431.125
8CH	2434.5
9CH	2437.875
10CH	2441.25
11CH	2444.625
12CH	2448
13CH	2451.375
14CH	2454.75
15CH	2458.125
16CH	2461.5
17CH	2464.875



Document Title

2.4GHz GFSK Transceiver with 3Mbps

Revision History

Rev. No.	<u>History</u>	Issue Date	<u>Remark</u>
FÈ€	V¦æ)•-^\Á√[{Á0ETOÔDĚAT[åã≏Á(¦å^\å]*Á3j-{¦{æãã]}È	Þ[çÈÅJα@ ÄG €€Í	Ü^ ^æ ∙ å
FÈ	Ü^çãa^Öãį(^}∙ãį}•ÁşiÚæ&∖æ*^ÁQ;-{¦{æaãį}}	OʦĚCGÌc@ÉCE€É	Ü^ ^æ ∙ å
FÈG	Œ ÔÔUT ÁŠUÕUÁÔ@e) *^åÈ	U&dĂ [®] ÊĂG CC Ï	Ü^ ^æ^å
FÈH	ŒaåÁajækÁç∧¦∙aį}Á(*[ÉAq[]Á(æk\aj*Áaj+[ĚÁ\∧+[]Á,¦[-ah∧ÉÓœk¦^Áœa}^ BÁ^^ Ása[^}•aj}•	r" } Èxcî °°Êxceeî	Ü^ ^æ•^å
FÈ	Ô@aa)*^ÁÒ}* ã@ÁÔ[{]aa)^Á¤aa{^	Þ[ç ĔÁHEÉÄG €F€	
FĔ	Ô[^&of[, å^ ā] * /āj - [{ æđi } /ād) å Á^{ [ç^ /ADË FGGÈ	Ra) Èrêî Êrofff	

Important NoticeK

CET ÔÔ UT Á^•^\;ç^•Ác@ Á'ā @Áq{ Á; æ\^Á&@e);*^•Áq Áār Á];[å`&orÁ[¦Áq; Ásār &[}cā]`^Áæ)^ÁB; c^*¦æc^åÁ&ã&`ãA];[å`&A[¦Ár^\;çãA , ãr@` Ó}[cā&^ÈÓET ÔÔ UT ÁB; c^*¦æc^åÁ&ã&`ãA];[å`&orÁed^Á;[óás^•ã]}^åÊB; c}å^åÊBeč @[¦ã ^åÊB; c}å'àÉB; k]; A; ælæ); cåÁq[Ás^Ač `•^Á3; Ájã^Ėč]][¦AÁæ]]]ä&æa‡]} •ÊAå^çã&^•Á[¦Á•^•c?{•Á['Á[c@;¦Á&;ãããæa‡Áæ]]]ä&æa‡]}•ÈAW•^Á[-ÁCET ÔÔ UT Á];[å`&orÁä; Á`&@ æ]]]ä&æa‡] •ÆA }å^¦•q[åÁq[Ás^Áč][Åæ¢Aœ; Áz\A; Ác@ Ás`•q[{ ^\È



A7121 2.4GHz GFSK Transceiver

Typical Applications

General Description

ŒË FŒFÁseÁxák [}[|ãc@38XÁÔT UÙÁsi¢ c^*¦æe^å/&sã&ĭãcÁt¦¦Á;ã^|^∙∙ aa]] | 38 aaaaaaaaaaa } • Áajá ÁGÉÉŐ P: ÁQÙT Áa aáy à ÈÉ / @ Áas^ç 38 ^ Áas Áa; [ç ãa ^ à āļ ÁsaÁ HG⊟^ ázá A∫ |æ ca&AÛ ØÞÍ ÝÍ Á∖ áz&∖ æ*ā * Áse} å Ása Ása^ é ðr } ^ å Áse

Pin Configurations

■ Yã^|^••Á*æ{^Á,æå

■ Y ã^|^•• Áţ ^

æÁ&[{]|^c^AŐØÙSÁ\$!æ}•&^ãç^¦Á]Á§[ÁHTà]•ÐÁFTà]•Á\$!æææ ¦æe^ĚV@Á&@4,Á^æč¦^éÁæé;`||^´Ą!¦[*¦æ{{ æà|^Á¦^``^}}&` •^}c@•ã^¦Áão@44;c^*¦æe^åÁXÔUÁ&3&°ãc^È



OËFGFÁÛØÞÁÚæ&∖æ*^Á/[]ÁXã∿.

Important NoticeK

CET CÔÔUT Á^•^¦ç^•Ác@·Áā*@AÁ*#@AÁ{Aà @AÁ; Á; aà ^Á&@a) * ^•Á{ Áã# Á; ¦ å* &o•Á; ¦Á{ Áã# &[} ci} ` ^Ásj c^*¦aæ ^á/&ã& čiá/; ¦ å* &o4; ¦Á•^¦çã&^Á; ão@; ` c }[c3&\`HOE COÔÛT Á§;c*¦æe\å{&ã&`ã4};[å`&o Áe\^Á;[d\$\• 67}}`á`Ê3;c*;å^åÊ46;c\}å^åÊ46;c\}å^åÊ46;[Á;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c*;a*|a;]c •`]][¦dÁæ}]]a3ææ‡i}•Ékå^ça3A*•Á[¦Á^•e*{|+Á['d@;łÁ&iãa3æ‡i∕æ]i]|a3ææ‡i}•ĚW•^Á[-ÁOET©ÓÖUTÁ]¦[å`&o•Á3jÁ`&@Áæj]|a3ææ‡i}•Áæ `}å^¦•q[[åk4[kå^Á¥||^Áæxk@:Áæi\A[:Á^:@;k&`•q[{ ^\È



Block Diagram





Specification (Ta=25°C, VDD=2.5V, data rate= 3Mbps, TX data without Gaussian shaping unless otherwise noted.)

Parameter	Description	Minimum	Typical	Maximum	Unit
General					
Operating Temperature		-40		85	°C
Supply Voltage		2.25	2.5	2.75	V
Current Consumption	RX Mode		28		mA
Transceiver Circuit	TX Mode @0dBm output		34		mA
	TX Mode @-6dBm output		24		mA
	Synthesizer Mode		10		mA
	Standby Mode		1.5		mA
	Sleep Mode		2		μΑ
Phase Locked Loop					
X'TAL Settling Time			5		ms
X'TAL Frequency	@1M Mode ¹	4	, 8, 12, 16, 2	0	MHz
	@3M Mode ¹		9,18		
VCO Operation Frequency			2400~2484		MHz
PLL Settling Time @settle to 20KHz	@ Loop BW = 30 KHz		150		μS
Transmitter					
TX Power	@ Maximum Power Setting		0	4	dBm
Power Control Range			6		dB
In-band Spurious	Adjacent Channel			-20	dBc
	Second Channel			-20	dBm
	≧ Third Channel			-40	dBm
Out-band Spurious ²	30MHz~1GHz			-36	dBm
(Operating Mode)	1GHz~12.75GHz			-30	
	1.8GHz~ 1.9GHz			-47	
	5.15GHz~ 5.3GHz			-47	
Frequency Deviation	@1M Mode		250		KHz
	@3M Mode		750		
TX Settling Time	@ Loop BW = 30 KHz		30		μS
Receiver			1	ı <u> </u>	
Sensitivity @BER=0.001	@1M Mode		-85		dBm
	@3M Mode		-80		
IF Frequency	@1M Mode		2		MHz
	@3M Mode		4.5		
Image Rejection			20		dB
Maximum Input Power	@RF input			-20	dBm
Spurious Emission ²	30MHz~1GHz			-57	dBm
	1GHz~12.75GHz			-47	
AGC Gain Control	ntrol 0, 5, 15, 20				
RSSI Range	@RF input	-95		-55	dBm
RSSI Slope Accuracy	@RF input= -70 and -80 dBm		20		%
RX Settling Time	@ Loop BW = 30 KHz		30		μS



Digital IO DC characteristics				
High Level Input Voltage (V _H)		0.8*VDD	VDD	V
Low Level Input Voltage (VIL)		0	0.2*VDD	V
High Level Output Voltage (V _{OH})	@I _{OH} = -0.5mA	VDD-0.4	VDD	V
Low Level Output Voltage (VoL)	@I _{OL} = 0.5mA	0	0.4	V

Note:

- Data rate= 1Mbps @1M Mode, Data rate= 3Mbps @3M Mode. 1.
- With external RF filter that provides minimum 17dB of attenuation in the band: 30MHz ~ 2GHz and 3GHz ~12.75GHz. 2.



Pin No.	Symbol	I/O	Function Description
1	BP_LIM2	0	Limiter bypass. Connect to one end of the external limiter bypass capacitor.
2	BP_LIM1	0	Limiter bypass. Connect to the other end of the external limiter bypass capacitor.
3	BP_BPF	0	BPF bypass. Connect to external capacitor.
4	VDD_A	I	Analog supply voltage input.
5	RFI	I	RF input.
6	RFO	0	RF output.
7	VDD_VCO	I	VCO supply voltage input.
8	BP_VCO	0	VCO bypass. Connect to external capacitor.
9	VT	Ι	VCO tuning voltage input. The VCO frequency increases as VT increases.
10	СРО	0	Charge-pump output. This pin charges external capacitor to adjust VCO frequency.
11	VDD_PLL	I	PLL supply voltage input.
12	XI	I	Colpitts crystal oscillator node 1. Connect to external feedback capacitor.
13	XS	I	Colpitts crystal oscillator node 2. Connect to external feedback capacitor.
14	FP_RDY	0	Multi-function pin of FIFO packet R/W complete or ready signal.
15	BB_CLK	0	Clock output.
16 17	MS1 MS0	I	Transceiver operation mode selection inputs. MS [1:0] = x0: Sleep mode. Transceiver circuit is turned off. MS [1:0] = 01: Standby mode. X'TAL oscillator is turned on. MS [1:0] = 11: TRX mode. Use Mode control register bit 3 (TRC) to select TX or RX mode.
18	RESETN	1	Digital circuit reset.
19	F_CLK	1	Clock for FIFO data.
20	TXD	1	TX data input.
21	TRXD	I/O	Input: TX data input. Output: RX data output.
22	CD_TXEN	1/0	Input: TX data modulation enable. Output: Carrier is detected.
23	RX_SYN	0	RX sync pulse output.
24	RX_CLK	0	RX data sampling clock output.
25	VDD_D	I	Digital supply voltage input.
26	SPI_RXD	I	SPI data input.
27	SPI_TXD	0	SPI data output.
28	SPI_CLK	I	SPI clock.
29	SPI_CS	I	SPI chip select.
30	BP_LPF	0	LPF bypass. Connect to external capacitor.
31	BP_DS	0	Data slicer reference bypass. Connect to external capacitor.
32	RSSI	0	Analog RSSI output.

Pin Descriptions (I: input; O: output; OD: open drain output)



Absolute Maximum Ratings

Parameter	With respect to	Rating	Unit
Supply voltage range (VDD)	GND	-0.3 ~ 5.0	Vdc
Other I/O pins range	GND	-0.3 ~ VDD+0.3	Vdc
Maximum input RF level		0	dBm
Storage Temperature range		-55 ~ 125	°C

*Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

*Device is ESD sensitive. Use appropriate ESD precautions. *Device is Moisture Sensitivity Level III (MSL 3).





State Description

1. A7121 State:

The state machine inside the chip controls the A7121 GFSK transceiver operation. During normal operation, the A7121 is in one of five states (i.e., SLEEP, STBY, RADIO, CAL, TEMP). The state diagram is shown in Figure 1 below.





The A7121 transceiver will enter the SLEEP (Sleep) state when it is powered up or reset and input pin MS0 is "0". The analog circuit power and crystal oscillator clock will be turned off in the SLEEP state. Hence, there is no useable clock output (i.e., BB_CLK output pin) in the SLEEP state. When the input pin MS0 goes to "1" from "0", the state will be changed to the STBY (Standby) state. The crystal oscillator will start in the STBY state and the output clock pin will also be active. But the analog circuit power stays off in the STBY state. When the MS0 goes to "0", the state will go back to the SLEEP state. The A7121 transceiver will return to the SLEEP state if the MS0 is set to "0" at any moment.

2. TEMP State:

The A7121 must be in the TEMP (Temperature measurement) state to do temperature measurement as shown in Figure 1. The TEMP state is an independent state. It may execute temperature measurement in the TEMP state simultaneously when the transceiver is in other state (except the SLEEP state) for doing some thing. For doing temperature measurement, there are some configurations must be set. First, the EXDR bit (**Mode control register** bit 8) must be set to 1. The ET bit (**Calibration control register** (I) bit 0) for enabling temperature measurement must be set to "1" to enter the TEMP state. After the measurement is done, the ET bit will be set to "0" automatically and the transceiver will leave the TEMP state. The state transition to the TEMP state will postpone if the calibration process or RSSI measurement is executing. Similarly, the state transition of the CAL state or the RSSI sub-state will delay until the temperature measurement is done. The following figure is RSSI measurement timing.

STATE	SLEEP X STBY X TEMP	STBY X SLEEP
SPI CMD	ET=1 X	
MS0	/	
MS1		
ET		T _{ENDCAL}
FP_RDY (R	:DY)	





3. RADIO State:

The RADIO (Radio) state has four sub-states: SYN (Synthesizer), RX (Receiver), TX (Transmitter), and RSSI (RSSI measurement). The entrance and exit sub-state of the RADIO state is the SYN sub-state. The SYN sub-state can be entered only from the STBY state when the SYN bit (**Mode control register** bit 2) is set to "1" and the input pin MS1 is "0". At the same time, the ECAL (**Calibration control register** (II) bit 1) bit must be reset to "0", that is, the calibration process is done or there is no calibration needed. If the ECAL is set to "1", the state transition to the RADIO state by setting the SYN bit will take effect until the ECAL bit reset manually or automatically. The sub-state diagram is shown in Figure 3.



Figure 3: RADIO State Sub-state Diagram

The frequency synthesizer will be powered up in SYN sub-state and stay active until leaving the RADIO state. By pulling the MS1 to "1", The A7121 transceiver will go to RX or TX sub-state according to the TRC bit (**Mode control register** bit 3) status. If the TRC bit is "0", the transceiver will be in RX sub-state. If the TRC bit is "1", the transceiver will be in TX sub-state. In RX sub-state, the power of receiver chain will be turned on and the transmitter will be turned off. The transmitter will be powered up in TX sub-state and the receiver power will be switched off simultaneously. The RX and TX sub-states cannot jump to each other directly. It must pass to SYN sub-state first for RX to TX transition and vice versa. It will return to SYN sub-state from RX or TX sub-state by setting the MS1 to "0".

The following received burst-timing figure shows the relationship between the states and some control signals as an example.







2.4GHz GFSK Transceiver

The following transmitted burst-timing figure shows the relationship between the states and some control signals as an example.



Figure 6: Continuous Bi-directional State Timing

When doing the RSSI measurement, it must be in RX sub-state and some configurations must be set. First, the EXDR bit (**Mode control register** bit 8) must be set to 1. When the RSS1 bit (**Calibration control register** (I) bit 2) is set to "0", the RSSI measurement will be executed automatically according to the RX_SYN or F1P of FP_RDY signals status. If the RSS1 bit is set to "1", the execution of RSSI measurement will depend on the setting of ERSS bit (**Calibration control register** (II) bit 2). If ERSS command's assertion is not in the RX sub-state, the A7121 transceiver will move into the RSSI state when next movement to the RX sub-state takes place unless it is reset first. After finishing the RSSI measurement, it will go back to RX sub-state automatically.

The following figure is RSSI measurement timing.







4. CAL State:

There are five sub-states in the CAL (Calibration) state: IFCAL (IF filter calibration), DFCAL (Data filter calibration), DEMCAL (Demodulator calibration), RHCAL (RSSI slope calibration $@RH_{REF}$) and RLCAL (RSSI slope calibration $@RL_{REF}$) where RH_{REF} and RL_{REF} are two internal sources for RSSI slope calibration. The following is the sub-state diagram of the CAL state.



Figure 8: CAL State Sub-state Diagram

Before calibration, the EXIR and EXDR bits (**Mode control register** bit [9:8]) must be set to 1.By setting the ECAL bit to "1" in the STBY state, the A7121 transceiver will move into the CAL state when next movement to the STBY state takes place unless it is reset first. Two registers must be configured, the **Calibration control register** (I) and (II), for starting the calibration process. The bits 4 to 8 of the **Calibration control register** (I) must be set first. These bits are the selection of which calibrations are going to be executed. They may be set to all "1" to calibrate all five items. Or some of them (one or more) should be set to "1" to calibrate one or more items. Then the command of calibration in turn. The first sub-state is the IFCAL sub-state that does the intermediate frequency filter bandwidth and center frequency calibration. The second is the DFCAL that calibrates the data filter bandwidth and center frequency calibration. The second is the demodulator center frequency. The RHCAL sub-state is the DEMCAL that calibrates the RSSI slope (@RH_{REF}) and the last one is RLCAL that calibrates the RSSI slope (@RH_{REF}). If some of the bits 4 to 8 of the **Calibration control register** (I) are not issued, the corresponding calibrations will be bypassed. It must be paid attention that the IFCAL and the DFCAL must have been executed correctly before executing the DEMCAL alone and the IFCAL must have been executed correctly before executing the RLCAL alone.

When finishing the calibration process, the ECAL bit will be reset to "0" automatically in normal case and the state machine will go back to the STBY state. But it may happen that the calibration process halts and the state machine stays in an unknown sub-state. To escape from the halt situation, the ECAL bit should be set to "0" manually and the all sub-states will be reset. At this time, the state machine will also go back to the STBY state.



The following figure shows the calibration state timing as an example

STATE	SLEEP	🗙 ѕтвү	Х	IFCAL		DFCAL	K	DEMCAL	X	RHCAL	RLCAL	STBY	X SLEEP
SPI CMD		IFC~RLC=	CAL=1										
MS0		/							_				
MS1													
ECAL				T _{ENDCAI}		T _{ENDCAI}		T _{enc}	DCAL	T _{ENDCAL}	T _{ENDCAL}		
FP_RDY (RD	DY)			_ →	-	-	-		\neg	← →	← →	•	

Figure 9: Calibration State Timing

5. Timing specification:

Parameter	Description	Min.	Max.	Unit
TXTALSET	Crystal oscillator settling time	5		ms
TPLLSET	PLL settling time	150		μS
T _{RXSET}	RX settling time.	30		μS
T _{RXSYNC}	RX synchronization time.	72		bit
T _{TXSET}	TX settling time.	30		μS
TENDCAL	Calibration ending time.	12		bit

The bit period differs between 1MHz mode and 3MHz mode. It is 1 µs in 1MHz mode and 1/3 µs in 3MHz.

Jan. 2011, Version 1.5



FIFO Timing

This chip contains two 64 byte FIFO, TX FIFO and RX FIFO, for transmitting data (TX Data) and receiving data (RX Data). One can use **FIFO control register** bit 2 (EFW) and bit 4 (EFR) to enable TX FIFO and RX FIFO respectively. After enabled, TX Data will be written into TX FIFO at the negative edge of F_CLK pin and RX Data will be read out at the positive edge of F_CLK pin.

One can use FIFO byte counter (FBC [5:0]) in **FIFO control register** to set one packet size. When FIFO is disabled or one packet data is written/read to TX/RX FIFO respectively, the FIFO pointer will be reset to FIFO address zero.

1. Timing chart:



2. Timing specification:

Parameter	Description	Min.	Max.	Unit
F _C	FIFO clock frequency.		3	MHz
T _{SE}	Enable setup time.	50		ns
T _{HE}	Enable hold time.	50		ns
T _{SW}	TX Data setup time.	50		ns
T _{HW}	TX Data hold time.	50		ns
T _{DR}	RX Data delay time.	0	100	ns
T _{HR}	RX Data hold time.	0		ns

Note:

- 1. After EFW/EFR active, the minimum setup time (T_{SE}) is required for the first clock (F_CLK) to be valid.
- 2. The above timing chart is for the non-inverted case of F_CLK, i.e., FCKI (**FIFO control register** bit 1) = 0. If FCKI = 1, the inverted clock of the input F_CLK pin should meet the above timing.



<u>SPI</u>

1. SPI format:

When SPI_CS is asserted, it follows one address byte (8 bits) and one data word (16 bits) that are clocked by the SPI_CLK. The format is shown below.

Add	ress b	byte (8	Bbits)					Data	word	(16 k	oits)												
R/W	Add	ress				Rese	erved	Data															
7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

The address byte further contains three parts:

Bit 7: R/W command. 0: read from slave register, 1: write to slave register.

Bit [6:2]: Register address. It maps to register address [00000] ~ [11111].

Bit [1:0]: Reserved. Fill [00] for normal operation.



3. Timing specification:

Parameter	Description	Min.	Max.	Unit
Fc	SPI clock frequency.		4	MHz
T _{SE}	SPI_CS setup time.	50		ns
T _{HE}	SPI_CS hold time.	50		ns
T _{SW}	SPI_RXD setup time.	50		ns
T _{HW}	SPI_RXD hold time.	50		ns
T _{DR}	SPI_TXD delay time.	0	100	ns
T _{HR}	SPI TXD hold time.	0		ns

Note:

1. After SPI_CS active, the minimum setup time (T_{SE}) is required for the first clock (SPI_CLK) to be valid.



<u>Register</u>

Note: If register has reset value, it will be reset when RESETN pin or Mode control register bit 0 (RSTN) is low.

Address 00 (00000): Synthesizer register (I)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BNK2	BNK1	BNK0	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0	MA4	MA3	MA2	MA1	MA0
R/W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
Reset																

MA [4:0]: Synthesizer A counter.

MB [7:0]: Synthesizer B counter (low byte).

BNK [2:0]: VCO Bank. VCO frequency increases when BNK decreases.

Address 01 (00001): Synthesizer register (II)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVT1	DVT0		CP2	CP1	CP0	VTH2	VTH1	VTH0	R6	R5	R4	R3	R2	R1	R0
R/W	R	R		W	W	W	W	W	W	W	W	W	W	W	W	W
Reset																

R [6:0]: Synthesizer R counter.

Compare frequency = Crystal frequency / R.

RF carrier frequency= (3/2) * (Crystal frequency / R) * (32 * MB + MA).

VTH [2:0]: VT low threshold (VTHL) and high threshold (VTHH) setting for VCO calibration.

[000]: VTHL = 0.3V, VTHH = 1.7V.

[001]: VTHL = 0.5V, VTHH = 1.5V.

[010]: VTHL = 0.6V, VTHH = 1.4V.

[011]: VTHL = 0.5V, VTHH = 1.3V.

[100]: VTHL = 0.3V, VTHH = 1.5V.

[101]: VTHL = 0.3V, VTHH = 1.7V.

[110]: VTHL = 0.6V, VTHH = 1.2V.

[111]: VTHL = 0.3V, VTHH = VDD-0.7.

CP [1:0]: Charge pump current setting. Fill [10] for normal operation. The charge pump current is 500uA under this setting. CP [2]: Fill 0 for normal operation.

DVT [1:0]: Digital VT output. When VCO calibration is on, the VT of VCO will be compared with VT threshold set by VTH.

[00]: VT< VTHL< VTHH.

- [01]: VTHL< VT< VTHH.
- [10]: Not used.
- [11]: VTHL< VTHH< VT.

Address 02 (00010): System clock register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		XIR4	XIR3	XIR2	XIR1	XIR0	XDR4	XDR3	XDR2	XDR1	XDR0	XBR4	XBR3	XBR2	XBR1	XBR0
R/W		RW														
Reset												1	1	1	1	1

XBR [4:0]: Crystal frequency to output base band clock frequency ratio (binary format).

Output frequency= Crystal frequency / (XBR+1).

XDR [4:0]: Crystal frequency to data rate ratio (binary format).

Output frequency = Crystal frequency / (XDR+1).

XIR [4:0]: Crystal frequency to IF frequency ratio (binary format).

Output frequency= Crystal frequency / (XIR+1).

Address 03 (00011): Mode control register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EXIR	EXDR	EXBR	TRD	DR1	DR0	TRC	SYN	CE	RSTN
R/W							RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset							0	0	1	0	0	0	(0)	(0)	1	1

RSTN: Register reset. This bit is masked if RESETN pin is low. 0: reset.

CE: Chip enable. When the chip enters disable state, the reset value with parentheses () will be reset.

This bit is masked if MS0 pin is low. 1: enable.

SYN: Enable synthesizer. 1: enable.

TRC: TRX state command.



The chip will enter TX or RX state according to this command at MS1 pin positive edge and cannot enter TRX state if synthesizer is disabled. 0: RX, 1: TX.

DR [1:0]: Nominal date rate setting.

- [00]: Inhibited.
- [01]: 1Mbps.
- [10]: Inhibited.
- [11]: 3Mbps.

TRD: Bi-directional data selector for TRXD pin. 0: RX data only, 1: bi-directional TRX data.

EXBR: Base band clock enables. 1: enable.

EXDR: Internal data rate clock enables for IF calibration and RSSI and Temperature measurement. 1: enable.

EXIR: Internal IF clock enables for IF calibration. 1: enable.

Address 04 (00100): TX control register (I)

		/														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QA4	QA3	QA2	QA1	QA0	IA4	IA3	IA2	IA1	IA0	GF	DEV3	DEV2	DEV1	DEV0	TXDI
R/W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
Reset																

TXDI: Transmitter data invert. 1: invert. When TXDI= 1, a binary one TX data is represented by a positive frequency deviation. DEV [3:0]: Frequency deviation (FDEV).

FDEV= Data rate * {0.5 * 127 * (8 + DEV [2:0]) * 2 DEV [3]} / 4096. For example.

DEV [3:0]= [0010]: FDEV=155KHz @1M Mode, FDEV=465KHz @3M Mode.

DEV [3:0]= [0101]: FDEV=201KHz @1M Mode, FDEV=603KHz @3M Mode.

DEV [3:0]= [1000]: FDEV=248KHz @1M Mode, FDEV=744KHz @3M Mode.

GF: Gaussian filter enable. 1: enable.

IA [4:0]: I amplitude fine tuning. Recommend value= [11111].

QA [4:0]: Q amplitude fine tuning. Recommend value= [11111].

Address 05 (00101): TX control register (II)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IQC1	IQC0	QO3	QO2	QO1	QO0	103	102	101	100	PC5	PC4	PC3	PC2	PC1	PC0
R/W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
Reset																

PC [5:0]: TX power control. Recommend value= [111111].

IO [3:0]: I offset tuning. Recommend value= [1000].

QO [3:0]: Q offset tuning. Recommend value= [1000].

IQC [1:0]: IQ amplitude course tuning. Recommend value= [11]. V_{AC}=6.279m * (33 + XA [4:0]) / 2^{[2+(1-IQC [1])+(1-IQC [0])]}. X= I or Q. For example,

 $\label{eq:action} \begin{array}{l} \text{IAC} = (1,0) + (1,0$

IO [3:0] = [1000], IQC [1:0] = [11], then $V_{DC} = 0mV$.

QO [3:0] = [1111], IQC [1:0] = [10], then V_{DC} = 11.07mV.

Address 06 (00110): RX control register (I)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				SYNI	DS2	DS1	DS0	RCP2	RCP1	RCP0	ETH2	ETH1	ETH0	DPC1	DPC0	RXDI
R/W				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	1	1	1	1	0	0	0	0

RXDI: Receiver data invert. 1: invert. When RXDI= 1, a positive frequency deviation is demodulated to a binary one RX data. DPC [1:0]: Data process control.

[00]: Disable frame sync and FIFO. No data process.

[01]: Enable frame sync. RX output data is inactive (high) before sync.

[10]: Enable frame sync. No data process.

[11]: Enable frame sync and FIFO.

ETH [2:0]: Sync word error bit number threshold. Recommend value= [110].

RCP [2:0]: Shift RX data sampling clock position. The shift resolution is 1/8 data bit. Recommend value= [011]. DS [0]: Fill 0 for normal operation.

DS [2:1]: Data slicer reference voltage mode.

[00]: Inhibited.

[01]: Average mode before RX sync, off after RX sync.



[10]: Average mode.

[11]: Fix reference voltage mode. SYNI: Sync signal invert. 1: invert.

Address 07 (00111): RX control register (II)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											DFG2	DFG1	DFG0	VGA2	VGA1	VGA0
R/W											W	W	W	W	W	W
Reset											1	1	1	1	1	1

VGA [2:0]: IF VGA Gain.

[0xx]: 0 dB.

[10x]: 5 dB.

[110]: 15 dB.

[111]: 20 dB.

DFG [2:0]: Data filter Gain. Magnification = DFG + 1.

Address 08 (01000): FIFO control register

		/														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				FT	FBC5	FBC4	FBC3	FBC2	FBC1	FBC0	FRC	EFR	FWC	EFW	FCKI	FDS
R/W				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0							0	0	0	0	0	0

FDS: TX FIFO data select. 0: TXD pin, 1: SPI_RXD pin.

FCKI: FIFO clock invert. 1: invert.

EFW: Enable TX FIFO write. 1: enable.

FWC: Write TX FIFO packet control. 0: write one packet (FBC+1 byte). 1: write continuously.

EFR: Enable RX FIFO read. 1: enable.

FRC: Read RX FIFO packet control. 0: read one packet (FBC+1 byte). 1: read continuously.

FBC [5:0]: FIFO byte counter. Byte number= FBC + 1.

FT: FIFO test mode. TX FIFO data will be written to RX FIFO in test mode. 1: test mode.

Address 09 (01001): Access code register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TAC7	TAC6	TAC5	TAC4	TAC3	TAC2	TAC1	TAC0	RAC7	RAC6	RAC5	RAC4	RAC3	RAC2	RAC1	RAC0
R/W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
Reset																

RAC [7:0]: Access code for RX.

TAC [7:0]: Access code for TX.

The access code is 9 bytes (72 bits) containing 4 bits preamble in LSB, 64 bits sync word and 4 bits trailer in MSB. After reset, the access code (from LSB to MSB) is written to internal table (address from 0 to 8) by this register cyclically. In FIFO mode, the LSB (bit TAC7 of internal table address 0) of TX access code will be transmitted first.

Address 0A (01010): Thermometer register

Bit	15	14	13		12	11	10	9	8	7	6	5	4	3	2	1	0
Name	T7	T6	T5		T4	T3	T2	T1	T0								
R/W	R	R	R	K	R	R	R	R	R								
Reset																	

T [7:0]: 8-bit thermometer output. This value increases when temperature increases. The temperature slope is around 2 $^{\circ}$ C / LSB.

Address 0B (01011): RSSI register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RSSI7	RSSI6	RSSI5	RSSI4	RSSI3	RSSI2	RSSI1	RSSI0								
R/W	R	R	R	R	R	R	R	R								
Reset																
D0011	7.01. 0:		01	A Think	and the second second		de la cal									-

RSSI [7:0]: Digital RSSI output. This value increases when input power decreases.

V_{RSSI}= 0.2 + 1.6 * RSSI [7:0] / 256.

Address 0C (01100): Calibration control register (I)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TR	RSSR	IFR	DFR	DEMR	RHR	RLR	RLC	RHC	DEMC	DFC	IFC	MCAL	RSS1	RSS0	ET



д7121

2.4GHz GFSK Transceiver

R/W	R	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	(1)	(1)	(1)	(1)	(1)	(1)	(1)	0	0	0	0	0	0	0	0	(0)
ET: En	able ter	nperatu	re meas	sureme	nt. After	set, it v	vill be re	eset aut	omatica	ally whe	n tempe	erature r	measure	ement is	s done.	
RSS [1	:0]: Sta	rt signa	l selecto	or of RS	SI mea	sureme	nt.									
	[00]: a	after RX	(FIFO r	eceives	s one pa	acket da	ta.									
	[01]: a	after RX	(syncis	s active.												
	[1X]:	after Ca	libratic	on cont	rol regi	ster (II)	bit 2 (E	RSS) is	s set.							
MCAL:	Manua	l setting	of Cali	bration	register	s (IF filt	er, Dat	a filter,	Demo	dulator,	RH and	d RL re	gister).			
	0: aut	o settin	g, 1: ma	anual se	etting.											
IFC: IF	filter ca	libration	n comm	and. 1:	set calil	bration.										
DFC: D	Data filte	er calibra	ation co	mmand	l. 1: set	calibrat	ion.									
DEMC	: Demo	dulator	calibrati	on com	mand. 1	I: set ca	libratior	٦.								
RHC: F	RSSI slo	pe calil	oration	@RH _{RI}	_{≣F}) comi	mand. 1	: set ca	libratior	۱.							
RLC: F	RSSI slo	pe calib	pration (@RL _{RE}	_F) comn	nand. 1:	set cal	ibration.								
	IFC ~	RLC c	omman	ds will b	e execu	uted wh	en set a	and Cali	bratior	n contro	ol regist	t er (II) b	oit <mark>1 (E</mark> C	;AL)= 1.		
RLR: F	RSSI slo	pe calib	pration (@RL _{RE}	_F) ready	v. 1: rea	dy.									
RHR: F	RSSI slo	pe calil	oration ($(@RH_{RI})$	_{≡F}) read	y. 1: rea	ady.									
DEMR	: Demo	dulator of	calibrati	on read	y. 1: rea	ady.										
DFR: D	Data filte	er calibra	ation rea	ady. 1: I	ready.											
IFR: IF	filter ca	libratio	n ready.	1: read	ly.											
	RLR ·	~ IFR w	ill be pu	Iled lov	when a	associa	ted calil	oration i	s set ar	nd Calib	ration	control	registe	ər (II) bit	ι 1 (ECA	∖L)= 1
	and p	ulled hi	gh whe	n assoc	iated ca	alibratio	n is don	e.								
RSSR:	RSSI n	neasure	ement re	eady. It	will be p	oulled lo	w when	Calibra	ation c	ontrol r	egister	(II) bit 2	2 (ERSS	3)= 1 ar	nd pulled	d high
	when	RSSI n	neasure	ement is	done.	1: ready										
TR: Te	mperati	ure mea	sureme	ent read	y. It will	be pulle	ed low v	when ET	「= 1 an	d pulled	high wl	nen tem	peratur	e meas	uremen	t is
	done.	1: read	ly.													
				_												
Addres	s 0D (0	<u>1101): (</u>	Calibra	tion co	ntrol re	gister (ll)	(-					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TAD2	TAD1	TAD0							RR0	TADB	FPRI	FPRS	ERSS	ECAL	ETR
R/W	R	R	R							RW	RW	RW	RW	RW	RW	RW
Reset										0	0	0	0	(0)	(0)	(1)

ETR: Enable TRX state. This bit is masked if MS1 pin is low. 1: enable.

ECAL: Enable calibration. After set, it will be reset automatically when all calibration process is finished. 1: enable.

ERSS: Enable RSSI measurement. After set, it will be reset automatically when RSSI measurement is done. 1: enable.

FPRS: Selector of FIFO packet/ready multi-function pin. 0: packet indictor output, 1: ready indictor output.

FPRI: FIFO packet/ready signal invert. 1: invert.

TADB: Fill 0 for normal operation.

RR0: Reserved. Fill 0 for normal operation.

TAD [2:0]: Reserved.

Address 0E (01110): ADC sampling clock register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	ADC3	ADC2	ADC1	ADC0
R/W				W	W	W	W	W	W	W	W	W	W	W	W	W
Reset																

ADC [1:0]: ADC sampling clock setting for demodulator calibration. Recommend value= [11]. F_S= IF frequency / 2 ^(ADC [1:0] + 1).

ADC [3:2]: Fill [00] for normal operation.

AD [8:0]: ADC sampling clock delay time. Where

AD [2:0]: Temperature and RSSI measurement clock delay. Recommend value= [000]. Delay time=4us * 2 AD [2:0] AD [5:3]: BPF, LPF and demodulator calibration clock delay. Recommend value= [011]. Delay time=30us * 2 ^{AD [5:3]}. AD [8:6]: RH and RL calibration clock delay. Recommend value= [011]. Delay time=32us * 2 ^{AD [8:6]}.

Address 0F (01111): IF filter register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IFF7	IFF6	IFF5	IFF4	IFF3	IFF2	IFF1		IFF7	IFF6	IFF5	IFF4	IFF3	IFF2	IFF1	
R/W	R	R	R	R	R	R	R		W	W	W	W	W	W	W	
Reset																

IFF [7:1]: IF filter register.



2.4GHz GFSK Transceiver

Address 10 (10000): Data filter register

Bit	15	14 [′]	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DF7	DF6	DF5	DF4	DF3	DF2	DF1		DF7	DF6	DF5	DF4	DF3	DF2	DF1	
R/W	R	R	R	R	R	R	R		W	W	W	W	W	W	W	
Reset																

DF [7:1]: Data filter register.

Address 11 (10001): Demodulator register

	•															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEM7	DEM6	DEM5	DEM4	DEM3	DEM2	DEM1	DEM0	DEM7	DEM6	DEM5	DEM4	DEM3	DEM2	DEM1	DEM0
R/W	R	R	R	R	R	R	R	R	W	W	W	W	W	W	W	W
Reset																

DEM [7:0]: Demodulator register.

Address 12 (10010): RH register

	• • • • • •															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RH15	RH14	RH13	RH12	RH11	RH10	RH9	RH8	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0
R/W	R	R	R	R	R	R	R	R	W	W	W	W	W	W	W	W
Reset																

RH [7:0]: RSSI high threshold register. It will be overwritten by RH [15:8] during RSSI slope calibration (@RH_{REF}). RH [15:8]: RSSI slope calibration register (@RH_{REF}).

Address 13 (10011): RL register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RL15	RL14	RL13	RL12	RL11	RL10	RL9	RL8	RL7	RL6	RL5	RL4	RL3	RL2	RL1	RL0
R/W	R	R	R	R	R	R	R	R	W	W	W	W	W	W	W	W
Posot																

RL [7:0]: RSSI low threshold register. It will be overwritten by RL [15:8] during RSSI slope calibration (@RL_{REF}).

MICOM

RL [15:8]: RSSI slope calibration register (@RL_{REF}).



Application Circuit



A7121 application circuit



Ordering Information

A71C21AQF/Q		
	QFN32L, Tape & Reel, PB free, -40 $^\circ \mathrm{C}{\sim}85 ^\circ \mathrm{C}$	3K
A71C21AQF	QFN32L, Tray, PB free, -40 $^\circ\!$	490EA
A71C21AH	Die form, -40°C \sim 85°C	100EA



Package Information

QFN 32L Outline Dimensions

unit: inches/mm



Symbol	Dimen	sions in	inches	Dime	nsions i	n mm
	Min	Nom	Max	Min	Nom	Max
А	0.028	0.030	0.036	0.70	0.75	0.90
A1	0.000	0.001	0.002	0.00	0.02	0.05
Аз	(0.010 REF	-		0.20 REF	
Δ	0.007	0.010	0.012	0.18	0.25	0.30
D	0.193	0.197	0.200	4.90	5.00	5.10
D2	0.049	0.106	0.141	1.25	2.70	3.60
E	0.193	0.197	0.200	4.90	5.00	5.10
E2	0.049	0.106	0.141	1.25	2.70	3.60
е	(0.020 BSC	>		0.50 BSC	
L	0.012	0.016	0.020	0.30	0.40	0.50
у		0 - 0.004			0 - 0.10	



Top Marking Information

A71C21AQF

- Part No. : A71C21AQF : 32
- Pin Count
- Package Type : QFN
- Dimension : 5*5 mm
- Mark Method : Laser Mark
- Character Type : Arial
- Remark : Pb Free Type





Reflow Profile





Cover / Carrier Tape Dimension



TYPE P A0 B0 P0 P1 D0 D1 E F W 20 QFN 4*4 8 4.35 4.35 4.0 2.0 1.5 1.5 1.75 5.5 12 24 QFN 4*4 8 4.4 4.4 4.0 2.0 1.5 1.5 1.75 5.5 12 32 QFN 5*5 8 5.25 5.25 4.0 2.0 1.5 1.5 1.75 5.5 12 48 QFN 7*7 12 7.25 7.25 4.0 2.0 1.5 1.5 1.75 7.5 16	
20 QFN 4*4 8 4.35 4.35 4.0 2.0 1.5 1.75 5.5 12 24 QFN 4*4 8 4.4 4.4 4.0 2.0 1.5 1.5 1.75 5.5 12 32 QFN 5*5 8 5.25 5.25 4.0 2.0 1.5 1.5 1.75 5.5 12 48 QFN 7*7 12 7.25 7.25 4.0 2.0 1.5 1.5 1.75 7.5 16	!
24 QFN 4*4 8 4.4 4.4 4.0 2.0 1.5 1.75 5.5 12 32 QFN 5*5 8 5.25 5.25 4.0 2.0 1.5 1.5 1.75 5.5 12 48 QFN 7*7 12 7.25 7.25 4.0 2.0 1.5 1.5 1.75 7.5 16	>
32 QFN 5*5 8 5.25 5.25 4.0 2.0 1.5 1.75 5.5 12 48 QFN 7*7 12 7.25 7.25 4.0 2.0 1.5 1.5 1.75 5.5 12	<u>}</u>
48 QFN 7*7 12 7.25 7.25 4.0 2.0 1.5 1.75 7.5 16	>
	;
DFN-10 4 3.2 3.2 4.0 2.0 1.5 - 1.75 1.9 8	
20 SSOP 12 8.2 7.5 4.0 2.0 1.5 1.5 1.75 7.5 16	;
24 SSOP 12 8.2 8.8 4.0 2.0 1.5 1.5 1.75 7.5 16	;
28 SSOP (150mil) 8 6 10 4.0 2.0 1.5 1.5 1.75 7.5 16	;



Kı

Ko



2.4GHz GFSK Transceiver

REEL DIMENSIONS

TYPE	G	N	Т	М	D	К	L	R
20 QFN(4X4) 24 QFN(4X4) 32 QFN(5X5) DFN-10	12.8+0.6/- 0.4	100 REF	18.2(MAX)	1.75±0.25	13.0+0.5/- 0.2	2.0±0.5	330+ 0.00/-1.0	20.2
48 QFN(7X7)	16.8+0.6/- 0.4	100 REF	22.2(MAX)	1.75±0.25	13.0+0.5/- 0.2	2.0±0.5	330+ 0.00/-1.0	20.2
28 SSOP (150mil)	20.4+0.6/- 0.4	100 REF	25(MAX)	1.75±0.25	13.0+0.5/- 0.2	2.0±0.5	330+ 0.00/-1.0	20.2
20 SSOP 24 SSOP	16.4+2.0/- 0.0	100 REF	22.4(MAX)	1.75±0.25	13.0+0.2/- 0.2	1.9±0.4	330+ 0.00/-1.0	20.2





Product Status

Data Sheet Identification	Product Status	Definition
Objective	Planned or Under Development	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	Engineering Samples and First Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. AMICCOM reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification	Noted Full Production	This data sheet contains the final specifications. AMICCOM reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Obsolete	Not In Production	This data sheet contains specifications on a product that has been discontinued by AMICCOM. The data sheet is printed for reference information only.





Headquarter A3, 1F, No.1, Li-Hsin 1st Rd., Hsinchu Science Park, Hsinchu, Taiwan 30078 Tel: 886-3-5785818

Taipei Office

8F, No.106, Zhouzi St., NeiHu Dist., Taipei, Taiwan 11493 Tel:886-2-26275818

Web Site

http://www.amiccom.com.tw

