



If a pull-down resistor is added to a strap pin which drives an LED, the LED driver will automatically invert from active low to active high. In this case, connect the LED to be driven as active high. Note this inversion is true even when the LED is driven from the shift register.

GURNVBS.0T132A-C				
Power and LEDs				
Size	Document Number	Design By:	Review By:	Rev
C		LiuDe	ZouFei	0.3
Date:	Thursday, May 31, 2012	Sheet	4	of 14

DDR SDRAM layout rules:

- 1) X = CLK/CLKb should be a matched differential pair with a length < 4"
- 2) Address and control should be X +/- 20mm
- 3) DQS and DQM should be X +/- 20mm
- 4) All DQS should match corresponding byte lane DQS/DQMs within +/- 10mm
- 5) Trace impedances should be 50 ohms +/- 10% (45-55 ohms)
- 6) Route VREF with 30-mil trace and at least 1 high quality ceramic bypass capacitor for each connection to a device
- 7) All traces should have a >= 3 to 1 spacing ratio from the reference GND/PWR layer. (e.g. 15 mil line-to-line spacing for a 5 mil dielectric thickness)




BCM63168 Strap Options

Strap settings change for B0 and C0 or later silicon

NAND SPARE 16B		NAND ENABLE ECC		NAND ECC SEL[2:0]	
Silicon Revision	B0 C0	Enable	Disable	Silicon Revision	B0 C0
18 Bytes	0	1	0	1+84 Hamming	001
27 Bytes	1	0	1	4+84 BCH	010 100
				12+84 BCH	100 010

* All other values = No ECC

If a pull-up resistor is added to a strap pin which drives an LED, the LED driver will automatically invert from active high to active high. In this case, connect the LED to be driven as active high. Note this inversion is true even when the LED is driven from the shift register.



LED USAGE:

- a) LED connections only supported on LED[2:0]
- b) USB_DEVICE_LED always use ball 3
- c) INET_LED always use LED[8]
- d) EPHY[3:1]_ACT_LED always use LED[11:9]
- e) GPHY_ACT_LED always use LED[12]
- f) GPHY[3:1]_SPD_LED always use LED[15:13]
- g) GPHY_SPD_LED[1:0] always use LED[1:0]
- h) WLAN_LED only supported through GPIO[38:36]
- i) Applications using NAND flash cannot access LED[7:2]


Applications using NAND flash cannot access LED[7:2], and may still use LED[0] through SERIAL_LED_CLK and SERIAL_LED_DATA.

Bootstrap inputs are muxed onto GPIO[31:1]. Be aware that placing a pull-down resistor on any of these gpio will change the default bootstrap configuration.


GPIO[51:40] are not accessible on a 4-layer PCB. GPIO[51:36] do not have internal pull-ups.

Shift registers for serial LED driver are shown as an example. Use only if there are not enough gpio available for LEDs


OPTIONAL SPI Serial FLASH MEMORY: 2-32 MBYTES



NAND FLASH





NUI63-bal VFBGA MT29F1G01ZACH: C



Size	Document Number	Design By	Review By	Rev
Custpm	Thursday, May 31, 2012	LuDe	ZouFei	0.3



Sheet 5 of 14



AFE Version A.7.2.30
AFE ID:0X10608700

Ephy 10/100 and GPHY - Layout Guidelines & Notes

1. Route RDN, RDP and TDN, TDP pairs differentially, with 100ohm differential impedance, adjacent to the ground plane.
2. Keep differential pairs within a port separated by 3H distance and pairs between ports separated by 5H where H is the height of traces above the ground plane, i.e. $H = \frac{\text{dielectric thickness}}{\epsilon}$ to 10mils. No need to match trace length between differential pairs (RD and TD).




Route PCIe traces with 100ohm differential characteristic impedance.


USB2.0 - Layout Guidelines & Notes

1. The Dp and Dn traces are length matched, with max differential skew, within 20mils
2. Differential trace length must be less than 5 inches
3. No more than 2 vias per trace, prefer zero
4. Never split the ground plane under differential pair routing
5. Route differential pairs above the GND plane.
6. Differential impedance is 90 ohms for USB
7. Adjacent differential pairs should be separated by at least 3 times the trace width. (e.g. 7.5 mil trace, leave >22.5mils between adjacent diff pairs)
8. Stitch gnd vias around each differential pair, but NOT between a given pair.


SERIAL CONSOLE PORT



GURNVBS.0T132A-C				
Quad EPHY-UART-USB				
Size	Document Number	Design By:	Review By:	Rev
C		LiuDe	ZouFei	0.3
Date:	Thursday, May 31, 2012	Sheet	8	of 14



GURNVB5.OT132A-C				
DECT				
Size	Document Number	Design By:	Review By:	Rev
B		LiuDe	ZouFei	0.3
Date:	Thursday, May 31, 2012	Sheet	9	of 14



**BCM3168
(5 OF 8)**

Isolate ball R15 and connect only to 1P2SWREG1_VFB for accurate voltage sense.

4 CORE_VFB

Components inside dashed outline must be placed exactly as per BCM9632ADVNGR2 layout.

Keep voltage drop across ferrite beads to less than 1% of supply voltage.


GURNVBS.0132A-C				
POWER FILTERING				
Size	Document Number	Design By:	Review By:	Rev
C		LiuDe	ZouFei	0.3
Date:	Thursday, May 31, 2012	Sheet	10	of 14

The following traces must have 50 ohm RF impedance


TXG_0, TXG0_IN, TXG0_OUT, TXG0_OUT_0
 RXG_0, RXG0_OUT, RXG0_IN, RXG0_IN_0
 RXA_0, RXA0_OUT, RXA0_IN, RXA0_IN_0
 TXA_0, TXA0_IN, TXA0_OUT, TXA0_OUT_0

TXG_1, TXG1_IN, TXG1_OUT, TXG1_OUT_0
 RXG_1, RXG1_OUT, RXG1_IN, RXG1_IN_0
 RXA_1, RXA1_OUT, RXA1_IN, RXA1_IN_0
 TXA_1, TXA1_IN, TXA1_OUT, TXA1_OUT_0

A0, WLAN_A0, A1, WLAN_A1



GURNVBS.OT132A-C				
WLAN				
Size	Document Number	Design By:	Review By:	Rev
C		LiuDe	ZouFei	0.3
Date:	Thursday, May 31, 2012	Sheet	11	of 14




Place bypass caps close to each VDD pin.

VC18&VC17 for EMI filter and SDRGE protection

- Note:
1. VRL1 Pin1 and Pin 12 of VRL1 can not swap, Otherwise, VRL1 can not work.
 2. VR10, VR11, VR14, VR15, VR19, VR29, VR60, VC10, VC11, VC13, VC16, VC21 close to 89116, Minimize trace lengths
 3. Minimize trace lengths between VU1 and VU2

The red color line indicates high current path. Short and wide traces should be used and routed on top-layer. Connect grounded traces to the ground plane at a single point.

GURNVBS.OT132A-C				
FXS				
Size	Document Number	Design By:	Review By:	Rev
C		LiuDe	ZouFei	0.3
Date:	Thursday, May 31, 2012	Sheet	13	of 14



Place bypass caps close to each VDD pin.

VC18&VC17 for EMI filter and SURGE protection

The red color line indicates high current path. Short and wide traces should be used and routed on top-layer. Connect grounded traces to the ground plane at a single point.

Note:
1. Pin1 and Pin 12 of VRL2 can not swap, Otherwise, VRL1 can not work.

2. PCB Capacitor VC63, VC69, VC71:

PCB thickness		PCB Cap Diameters	
0.8mm	0.031"	3.71mm	0.146"
1.27mm	0.050"	4.57mm	0.180"
1.55mm	0.062"	4.95mm	0.195"
2.40mm	0.094"	5.87mm	0.231"

3. Populate VC64 & VC68 if Necessary For Immunity Standard Compliance.

4. Populate VC67 & VL7 If Increased Out-Of-Band Immunity Is needed
---Please Refed To The VB911 ERRATA For More Details.

5. Poulate VC73 AND VR74 Are Only Needed For The NEW ZEALAND Complex Impedance. Note That AUSTRALIA Impedance Is Also Acceptable In NEW ZEALAND.

6. Place VR44 & VR52 close to VU7 pin.

7. Minimize trace lengths between VU4 and VU5 .

8. VR27, VR31, VR33, VR35, VR37, VR38, VR43, VC40, VC41, VC43, VC46, VC50 close to 89316, Minimize trace lengths .

GURNVBS.0T132A-C				
FXO				
Size	Document Number	Design By:	Review By:	Rev
C		LiuDe	ZouFei	0.3
Date:	Thursday, May 31, 2012	Sheet	14	of 14