





Module Number	GURN5.OT142A-C
Product Type	4FE LAN+1GE WAN+2.4G WIFI 2T2R +2USB HOST+A/VDSL(30a) +PCIE

Revision History

Version	Description	Designer	Date
0.1	Initial release Base on GURNV5.OT148A-9_30A ,change 5GE to 4FE+1GE	Lin Xian	2012/07/12
Gerber	B50612E's LED	Lin Xian	2012/10/22

		GURN5.OT142A-C		
		Cover Page		
Size B	Document Number	Design By: Lin Xian	Review By:	Rev 0.1
Date: Thursday, September 12, 2013		Sheet	1	of 14

GURN5.OT142A-C- 4FE LAN+1GE WAN+2.4G WIFI 2T2R+2USB HOST+A/VDSL(30a) +PCIE












FIDUCIAL-MARK	SCREW HOLE:	FIXED HOLE:
<p>TOP:</p> <p>M1 M2 M3</p> <p>M4 M5 M6</p> <p>BOTTOM:</p>		

T&W ELECTRONICS		GURN5.OT142A-C		
		Machine Diagram		
Size B	Document Number	Design By: Lin Xian	Review By:	Rev 0.1
Date: Thursday, September 12, 2013		Sheet	3	of 14

FRONT PANEL LEDs



























If a pull-down resistor is added to a strap pin which drives an LED, the LED driver will automatically invert from active low to active high. In this case, connect the LED to be driven as active high. Note this inversion is true even when the LED is driven from the shift register.

T&W ELECTRONICS		DS90C0143A-C	
Power and LEDs		Doc#	Rev
Doc#	Doc#	Rev	Rev
Date	Issued	Page	of
17/08/2018	September 12, 2013	4	14

DDR SDRAM layout rules:




- 1) All timing is relative to the CLK/CLKb that arrive at the destination DDR SDRAM chip.
- 2) X = CLK/CLKb should be a matched differential pair with a length < 4"
- 3) Address and control should be X +/- 20mm
- 4) DQS and DQM should be X +/- 20mm
- 5) All DQs should match corresponding byte lane DQS/DQMs within +/- 10mm
- 6) Trace impedances should be 50 ohms +/- 10% (45-55 ohms)
- 7) Route VREF with 30-mil trace and at least 1 high quality ceramic bypass capacitor for each connection to a device.
- 8) All traces should have a gap >= 3 to 1 spacing ratio from the reference GND/PWR layer. (e.g. 15 mil line-to-line spacing for a 5 mil dielectric thickness)






Ephy 10/100 and GPHY - Layout Guidelines & Notes

1. Route RDN, RDP and TDN, TDP pairs differentially, with 100ohm differential impedance, adjacent to the ground plane.
2. Keep differential pairs within a port separated by 3H distance and pairs between ports separated by 5H where H is the height of traces above the ground plane, i.e. H = the dielectric thickness.
3. Match differential pair trace length within the pair (P and N) to 10mils. No need to match trace length between differential pairs (RD and TD).




USB2.0 - Layout Guidelines & Notes

1. The Dp and Dn traces are length matched, with max differential skew, within 20mils
2. Differential trace length must be less than 5 inches
3. No more than 2 vias per trace, prefer zero.
4. Never split the ground plane under differential pair routing
5. Route differential pairs above the GND plane.
6. Differential impedance is 90 ohms for USB.
7. Adjacent differential pairs should be separated by at least 3 times the trace width. (e.g. 7.5 mil trace, leave >22.5mils between adjacent diff pairs)
8. Stitch grd vias around each differential pair, but NOT between a given pair.




CNRJ45_Nonshielded4port_lab_downYellowDIP-32pin/55.5*15.1*16.2MM



SERIAL CONSOLE PORT

Header/male/180*1/46*2.54-3MMblack/DIP-2.54mm/PIN 0.64*0.64MM

T&W ELECTRONICS		GURNS.07142A-C	
Quad EPHY-UART-USB		Design By:	Review By:
Size C	Document Number	Lin Xian	
Date: Thursday, September 12, 2013	Sheet	8	of 14



Isolate ball R15 and connect only to 1P25WREG1_VFB for accurate voltage sense.

4 CORE_VFB

NOTE: Ground flooding only under the WLAN section, no ground thieving

when do not need WIFI function, the R624 also must be install.
Components inside dashed outline must be placed exactly as per BCM9632ADVNGR2 layout.


T&W ELECTRONICS		GURNS.OT142A-C		POWER FILTERING	
Size	Document Number	Design By	Review By		Rev
c		Lin Xian			0.1
Date:	Thursday, September 12, 2013	Sheet	10	of	14

The following traces must have 50 ohm RF impedance

TXG_0, TXG0_IN, TXG0_OUT, TXG0_OUT_0
 RXG_0, RXG0_OUT, RXG0_IN, RXG0_IN_0
 RXA_0, RXA0_OUT, RXA0_IN, RXA0_IN_0
 TXA_0, TXA0_IN, TXA0_OUT, TXA0_OUT_0

TXG_1, TXG1_IN, TXG1_OUT, TXG1_OUT_0
 RXG_1, RXG1_OUT, RXG1_IN, RXG1_IN_0
 RXA_1, RXA1_OUT, RXA1_IN, RXA1_IN_0
 TXA_1, TXA1_IN, TXA1_OUT, TXA1_OUT_0

A0, WLAN_A0, A1, WLAN_A1



Band pass filters, FL701-708 are necessary for coexistence with DECT Phone or 3G UMTS.



T&W ELECTRONICS		GURNEOT143A-C		
Size	Document Number	Design By	Review By	Rev
Custom		Lin	Stam	01
Date	Thursday, September 12, 2013	Sheet	11	of 14


MII/TMII/SGMII - Layout Guidelines & Notes

- 1. Route traces with 50ohm characteristic impedance.
- 2. Match trace lengths to a tolerance of 385 mil within TX and RX capability.
- 3. Keep the receive and transmit signals kept away from each other and other analog and clock signals.
- 4. Place capacitors and ferrite beads close to VDD traces and routes short.

MII/GMII/SGMII - Layout Guidelines & Notes

- 1. Route traces with 50ohm characteristic impedance.
- 2. Match trace lengths to a tolerance of 385 mil.
- 3. Keep the receive and transmit signals kept away from each other and other analog and clock signals.
- 4. Place capacitors and ferrite beads close to VDD traces and routes short. The signal trace terminated.



CONNECT MII_VDDO1 4.2 TO 3.3V WHEN USED IN MII, RGMII, TMII MODE OR WHEN NOT USED
 CONNECT MII_VDDO1 4.2 TO 2.5V WHEN USED IN RGMII MODE OR WHEN NOT USED




Place RESR10101/F112/808 close to E3169
 MII update trace 50 ohm impedance. Use value to match trace impedance.
 Place r = Rterm + Rdriver. Increase value to reduce EMC.

Place RA6-R81 close to S0612E
 MII update trace 50 ohm impedance. Use value to match trace impedance.
 Place r = Rterm + Rdriver. Increase value to reduce EMC.

Beef installed capacitors C79 and C72 values are based on a crystal specified load capacitor, CL value of 18pF.
 C79 + C72 = 2xCL (C3)
 C3 + C Drive + Combined trace and pin capacitance
 Place Y1, C79 and C72 physically close to pins 7 and 8.



BCM50612E



To support SBE sleep/wake power surges, set C28 to 10uF, C18, C73 to 22uF and C69 to 33uF, Also install R61.

RGMII LED MODE

RGMII modes can be selected by setting LED[3:2] during power on reset. Table 16 shows the various MAC interface (RGMII) modes available in the device.

Note: LED[4] = 0.

Table 16: 48-Pin MLP RGMII Mode

LED[3:2]	MAC RGMII Mode
0 0	RGMII 3.3V
0 1	RGMII 2.5V
1 0	RGMII HSTL 1.8V
1 1	Reserved

LOM LED MODE

LOM LED mode is a simplified LED reporting mode that uses LED[2:1] to allow the operating link signal rate. Table 17 shows the definition of LED link signal rate reporting. The LOM LED can be enabled by pull-high LED[4] during power on reset.

Table 17: 48-Pin MLP LOM LED Link Signal Rate Reporting

LED[2:1]	MAC RGMII Mode
0 0	–
1 0	1G Link
0 1	100M Link
1 1	Others

This mode has two RGMII modes (voltage-level communicating with MAC) shown in Table 18.

Table 18: 48-Pin MLP RGMII Modes for LOM LED Operation

LED[3]	MAC RGMII Mode
0	RGMII 3.3V
1	RGMII HSTL 1.8V


B50612E PHY Address


Snip the B50612E to RGMII 3.3V mode to preserve LED configuration and allow LED[4] to be compatible with RGMII (open-drain with pull-up). Software configures the B50612E to the correct RGMII mode (2.5V RGMII).

B50612E RGMII MODE SELECTION TABLE

RGMII Mode	MODE_SEL[1:0]	Bit	Configuration
RGMII 3.3V	00	TEST[3:2] = 00	LED[3]=0, LED[2]=0, LED[1]=0, LED[0]=0
RGMII 2.5V	01	TEST[3:2] = 00	LED[3]=0, LED[2]=1, LED[1]=0, LED[0]=0
RGMII HSTL	10	TEST[3:2] = 00	LED[3]=1, LED[2]=0, LED[1]=0, LED[0]=0
Reserved	11	TEST[3:2] = 00	LED[3]=1, LED[2]=1, LED[1]=0, LED[0]=0
RGMII 3.3V	00	TEST[3:2] = 00	LED[3]=0, LED[2]=0, LED[1]=0, LED[0]=0
RGMII HSTL	10	TEST[3:2] = 00	LED[3]=1, LED[2]=1, LED[1]=0, LED[0]=0

X = Don't Care





T&W ELECTRONICS		GURN5.OT142A-C			
		PCIe interface			
Size B	Document Number	Design By: Lin Xian	Review By:	Rev 0.1	
Date: Thursday, September 12, 2013		Sheet 12 of 14			