Digital Filter

Digital IF PCB Circuit description

- ADC converters analogue signal to digital
- Parallel channels of mixing and filtering
- Mixer mixes with quadrature Numerically Controlled

Oscillator (NCO) to produce complex (I,Q) samples at


- Multiple filter stages to provide matched bandwidth baseband
- Parallel busses to FPGA for filter samples (I, Q)

Function of the FPGA

- Receives timing and control signals from Modulator (EARLY_PRI, LongRange)
- Produces PRI (synchronised to ADC sampling clock)
- Parallel input busses for baseband Sample data from digital
- Phase Buffers sample data and converts from IQ to Magnitude/
- LVDS link port for magnitude data to DSP
- SPI bus interface to tuning DAC Two I2C busses for EEPROM and sequencer
- UART interface to modulator
- GPIO for reception and interlock of SHP AZI etc
- Interrupt generator
- Parallel bus for STC/TVG DAC control. Double data rate

Function of the FPGABuffers sample data and


output on parallel port input average rate on Link Port Buffers sample data and converts rate from peak to



Produces timing control sign

Function of the FPGA





DSP

- Digital Signal Processor
- Analog Devices Tiger Sharc
- 100MHz external 32 bit data bus
- 500 MHz, 2.0 ns instruction cycle rate extended-precision 40-bit floating-point data formats and 8-, Floating and Fixed point - Single-precision IEEE 32-bit and
- multiplier, a shifter, and a register file Dual-computation blocks—each containing an ALU, a

internal—on-chip—DRAM memory

16-, 32-, and 64-bit fixed-point data formats 12M bits of

- Dual-integer ALUs, providing data addressing and pointer manipulation
- Integrated I/O includes 14-channel DMA controller, external port, four link ports, SDRAM controller, programmable flag pins, two timers, and timer expired pin for system integration

Digital IF PCB Circuit description

- Ethernet LAN IC
- 100MBit Ethernet MAC and PHY
- Always powered when supply connected
- Low power state when waiting for Wake-up packet Wake-up on LAN controls main modulator PSU via PSU

sequencer

Ethernet connector contains Ethernet magnetics

Memory


Digital IF PCB Circuit description

- SDRAM two 16Mbyte device fitted
- FLASH for non-volatile program storage
- Contains Boot code, Application and FPGA configuration
- Boot sector locked in hardware

Serial I2C EEPROM for configuration data and PCB serial

number

See
Blockdetail_E.
doc



Ribbon cable signals

	FEAGI	Maille	FIGHTO	runction	
7		+26VN		Sinniv	
副		GND		Addoo.	
5	10-0			iling (rising) edge	Strong pull up on IF, strong pull up to
a V IN		DANE L TAN	IO (IRID) OF FP'GA and FLAG		3V3 on mod
PLYN		3V3IN		Simply	
PLYIN		3V3IN		Supply	
SUPPLY IN		3V3IN sense		Supply	Connect to 3V3 via 100R on mod
NI ATAGINS		3V3STNDBY		Supply	
		GND			
ш		-5VIN		Supply	
PLYIN		+5VIN		Supply	
PLY IN		+12VRAW		Supply	
NI AJAdOS		+12VRAW		Supply	
		GND			
	75				Weak pull down on IF, strong pull up
	е	PRI PLS			to 3V3 on mod
16 GND		GND			
BI LOGIC		PWRFAIL*		Active low	Weak pull down on IF, strong pull up to 3V3 on mod
		MOTOR EN	IO linp + p/c outl of FPGA		Weak pull down on mod, strong pull
				8	
				correct FPGA burrer, Long	
				after rising edge of PRI, and	
				read by the FPGA on the IF	
(2)2)	0/3V3 totem	LONGRANGE	п	the rising edge of	Weak pull down on IF, strong pull up to 3V3 on mod
5. 2					Weak pull down on mod. Strong pull
		SHO			up on IF to 3V3 Weak pull down on mod. Strong pull
21 IN LOGIC		AZI	IO [inp] of FPGA and FLAC	ú	up on IF to 3V3
22 OUT LOGIC		53/0	IO [inp + o/c out] of FPGA		Weak pull down on mod, strong pull up to 3V3 on IF
23 OUT LOGIC				क	Weak pull down on mod, strong pull up to 3V3STNDBY on IF
			FPGA	nc serial IF TX data CMOS	Idle = Mark = logic 1 = 3V3. Start bit = space = '0'.
		GND			
ลัก				nc serial IF RX data CMOS	Idle = Mark = logic 1 = 3V3. Start bit
26 24 23 27 29 19 10 10 10 10 10 10 10 10 10 10 10 10 10		CHASSIS 0/3V3 Totem pole. Tri-stateable CHASSIS 0/3V3 Totem pole. Tri-stateable CHASSIS 0/3V3 O/C 0/3V3 O/C 0/3V3 O/C 0/3V3 O/C 0/3V3 totem 0/3V3 totem 0/3V3 totem 0/3V3 totem	CHASSIS O'3V3 Tolem pole. Tri-stateable CHASSIS CHASSI	CHASSIS GND 0/3V3 Totem pole. EARLY PRI IO [inp] of FPGA and FLAC 17i-stateable 3V3IN sense 412VRAW +12VRAW -12VRAW -12VRAW	CHASSIS CAUD CHASSIS CAUD

Glossary of signal names -example For full list see Signal names.xls

	Gain DAC data bus	RDAC1DAT1
	Gain DAC data bus	RDAC1DAT0
	Gain DAC clock	RDAC1CLK
	RDAC_VGA OUTB Gain control DAC output - analogue signal - inverse of that used by VGA	RDAC_VGA OUTB
	Gain control DAC output - analogue signal - inverse of that used by PIN attenuator	RDAC_PIN OUTB
	Read strobe active low	RD*
	Read strobe active high	20
	Row address strobe to DRAM	RAS*
	Transmit enable. Open collector active true. Either PCB can de-assert	RADAR_TX_EN
	Power fail. Open collector active low. Either PCB can de-assert	PWRFAIL*
	Magnetron firing pulse demand - rising edge trigger to modulator PCB	PRI_PLS
	Pre-amplifier output - analogue signal 70MHz	PREAMP OUT
	Watchdog and Wake-up on LAN indicator (normally 1Hz square wave)	PME
	Parallel bus clock - digital filter to FPGA	PCLK
Only used in dual range	Parallel data bus request - digital filter to FPGA	PBREQ
Only used in dual range	Parallel data bus Inphase (not quadrature) indicator - digital filter to FPGA	PBIQ
Only used in dual range	Parallel data bus Gain indicator - digital filter to FPGA	PBGAIN
Only used in dual range	Parallel data bus Channel indicator - digital filter to FPGA	PBCH2
Only used in dual range	Parallel data bus Channel indicator - digital filter to FPGA	PBCH1
Only used in dual range	Parallel data bus Channel indicator - digital filter to FPGA	PBCH0
Only used in dual range	Parallel data bus Acknowledge - FPGA to digital filter	PBACK
Only used in dual range	Parallel data bus from digital filter to FPGA	PB15
Only used in dual range	Parallel data bus from digital filter to FPGA	PB14
The state of the s		

Clocks

- SCLK 100MHz produced by crystal oscillator 500MHz core clock module used for DSP bus and by DSP to generate
- ADCLK 57MHz produced by crystal oscillator PCLK – 99.75MHz Digital Filter uses PLL to module used by digital filter for sampling

produce = 57MHz *7/4. Parallel bus speed

LVDS bus clock. 50MHz Produced by FPGA by of the time dividing down SCLK. LVDS clock does not run all

Parallel bus PA(0:15) and PB(0:15)

l and Q sample data connection digital filter to FPGA





Figure 57. Interleaved I/Q Mode Without an AGC Gain Word

Link Ports LXDATI(0:3)_P (or N) — Differential pairs of LVDS signal buffered sample data from FPGA to DSP



DSP Bus

- 32 bit Data
- 24 bits of address. Unusually the address is a long word address, i.e. A(0) increments on 32 bit boundaries. Note the unusual connection of addresses to peripherals
- Data busses Low speed peripherals connected to buffered Address and
- input buffers of CMOS parts Data bus buffers latch data to "Park" the buffered side in a known state when not in use. Prevents high dissipation in
- strobed into the SDRAM using RAS and CAS Address and Data busses also used for SDRAM, when the address is multiplexed as Row and Column address and

Booting, Sleeping and waking

- First application of power only PSU Sequencer and LAN chips reset themselves when +3V3_STBY supply comes up
- When power is applied PSU sequencer starts all supplies and resets DSP and Digital Filter
- DSP runs boot loader from FLASH
- FPGA loaded
- Loads application program
- If no display, application prepares LAN chip for Wake-up on LAN Start Ethernet communication with display if there is one
- but sequencer and LAN chip LAN chip signals to PSU sequencer (via PME) to shutdown all
- Sequencer shuts down modulator PSU
- LAN chip receives Wake-up packet
- Above sequence starts again
- If external power removed, then whole sequence restarts

2007

Raymarine®

Power supply sequencer Function and operation

- Sequences the internal power supplies in accordance with the manufacturers specification. Both on the way up and on the way down
- Verifies supplies are within +/-5% tolerance (Beware +3V3 Standby supply not measured for over-voltage)
- Performs system reset function double reset needed by digital filter IC
- Performs watchdog function if toggled once, then PME shutdown must change every 500ms +/-100ms or the board will
- Controls main PSU via Remote_Switch+
- Sequences Wakeup-on-LAN function

Tuning

- "Tune offset" measured in core site FATE, stored in EEPROM

Tune DAC controls tune voltage to LNC

- Main bang amplitude measured
- Coarse tune finds rough tuning
- Fine tune seeks accurate tune
- constantly check fine tuning On short ranges tuning "dithers" around this voltage to
- sequence restarts If range change or main bang amplitude falls too much then
- On Long ranges "tune offset" applied
- Periodically removes "tune offset" and seeks fine tune
- sequence restarts If range changes or main bang amplitude falls too much then