## DigitalF

Assembly: 4610-016-xx


Description


### **Current and Recent Revisions** Part Numbers and

Tido		Digital IF		
No.		4610-016		
Product		New Generation Scanners		
		Drg/Par∜File No.	History Revision Status	History Revision Status
Owner	PCB Assembly Control Revision	4610-016	G	
	Last Updated		07/02/2007	13/02/2007
PCB Design	PCB Assembly Drawing	4610-016	п	G
Mech. Design	IDF	3015-380 <b>384d</b>	384d ideas v11	384d i
PCB Design	PCB Artwork/Gerber data	3015-384		
PCB Design	Circuit Diagram	4610-007	F	ര
Manf. Eng Mgr	Manman Surface Mount BOM	4610-016SM	n/a	n/a
Manf. Eng Mgr	Manman Manual Place BOM	4610-016	n/a	n/a
PED SM Engr	Surface Mount P&P File - Top	4610016 top	n/a	n/a
PED SM Engr	Surface Mount P&P File - Bot	4610016 bot	n/a	n/a
Test Engr	ATE Program File	4123123	n/a	n/a
Test Engr	Functional ATE (FATE) File	4123123	e/u	n/a
Software Engr	Software Version			
Software Engr	Software Checksum		To the second	
Software Engr	Software Label			
			Repanelisation	
	Change ECO/Eng. Dev. Status		only	4610-016 006

## Block Diagram (1)

Analogue stages – IF parts in green






### Matched Bandwidth, Sampling and Nyquist

- The optimum bandwidth for a rectangular pulse is BW= 1/T Nyquist did NOT say that the sampling rate must be twice the e.g. 1usec pulse BW=1MHz
- difference information is aliased to a new frequency centred at the When sampling at less than twice the frequency, then the input frequency for information not to be lost. He DID say it must be more than twice the Bandwidth
- Think of it as mixing (multiplying) the input signal with an impulse at the sample frequency. Gives sum and differences
- This is called under-sampling
- Lowers cost of ADC and reduces the hardware cost

## Sampling and down conversion

- Input signal to ADC is amplified 70MHz
- We need to extract the baseband amplitude signal
- Incoming signal is centred at 70MHz and has a bandwidth (BW) = 1/(pulse width)
- Down conversion 2 stage process
- (1) undersampling with 57MHz aliases to 13MHz (2) Mixing with 13MHZ NCO in digital filter IC converts to complex baseband

# Down conversion - 2 stage process



### Gain

- Provide for correction of R^4 variation of amplitude
- targets with Range Provides calibration of required gain
- Pin diode attenuator

Two analogue gain control stages


- Highly non linear voltage to dB
- Calibrated at IF FATE
- Variable gain amplifier

Linear voltage to dB

α

## has its own curve measured in IF FATE Pin Diode Attenuator calibration — every PCB

15/5/2007 s/n 5709186





### **Schematics**

Circuit description by reference to the schematics

### Digital IF PCB Circuit function IF PCB assembly converts incoming low level IF to "Spoke

- Spoke data is the received signal amplitude as a function of Spoke Data sent as Ethernet packets

Range and scanner azimuth angle (AZI)

- Display converts spoke data into Plan view (PPI)
- AZI measured relative to Ships heading marker (SHP)
- Status packets
- Command packets received from display(s) control rotation, transmission and range (PRF and PW)
- operation Extensive built in self-test (BIST) and interlocks for safe

### **Raymarine**<sup>®</sup>

Digital IF PCB Circuit description

- Power
- Clocks
- Anti-alias filter

LNA, PIN attenuator, VGA and tuning

- Digital Filter
- **FPGA**
- DSP
- Ethernet MAC
- Memory

# Digital IF PCB Circuit description

### Power supplies

- Sequencer IC controls the sequencing and monitoring of all supplies except -5V
- +3.3V standby is on all the time the scanner is powered for power-on over LAN and powers the supply monitor/sequencer and LAN chip
- +3.3V, +5V, -5V received directly from modulator PSU
- Other supplies generated on board by linear or switching regulators for internal core voltages and I/O

Digital IF PCB Circuit description

- LNA, VGA and tuning
- Converter (LNC)

Input signals are received from the separate Low Noise

- Amplified by Low Noise Amplifier (LNA) Attenuated by PIN diode to provide range dependant attenuation at short ranges. Controlled by a DAC
- Further amplified by Variable Gain Amplifier (VGA) ranges. Serial bus tuning DAC generates control voltage to a vari-cap tuner in the LNC Controlled by a DAC. Range dependant gain at longer
- Tuning voltage amplified and shifted for correct range for vari-cap ~(+4 to +24V)