

Rev C+ HomePortal

Layout Note:


All SDRAM traces 50 ohm controlled impedance, surface routed, 6 mil, 1/2 oz copper.
 Place R232,R233,C360 as close to pins of U9 as possible.
 Minimize distance of PCI_CLK between Chips(1 inch). Route in a Daisy chain w/minimized stubs
 For U9, Miniplane of 2.5v under chip, 1 via per ball on GND/Power pins
 All Nets, including No connect pins shall be routed to a test pad.
 D3 is Power LED, Located on top of the board.
 D6 is Home Networking LED, Located on Bottom of the board.
 D7 is Broadband Link LED, Located on Middle.

Assembly notes:

Gerber Number 2700-000192-003


SDRAM - 32 MB

Note: A13 on TM1300 is MSB on address, and A11,12 is Bank select, while A12, A13 is bank select on SDRAM



Flash Memory, 8MB Default, 16 MB Optional
NOTE
 For dual file systems, stuff R167, R376
 For single file systems, stuff R166, R196

Residential Gateway Platform	
Processor(TM 1300), SDRAM, and Flash Memory	
SCHEMATIC NUMBER 2700-000192-002	
Engineer: Jim Schley-May	Date: 3/30/2001_9:30
Zwin Confidential	REV:PLUS REVISION:3 Page 1



ASC1
 XXXXXXXX
 DVCC3 A18, D11, D15, D8, F17, F4, K4, L17, R17, R4, U10, U15, U6, Y18, Y7
 DQND A1, A7, A10, A14, B19, D4, D13, D17, H17, H4, J20, N17
 DVCC3 T3, Y14
 BGA296A
 U6

PowerGnd For PLL. Need to Be Clean


Install R331(18), no install Q33 to include U33 in boundary scan.
 Install Q33 and no install Q33(16) to exclude u33.

Jtag chain: Install R185,186 No Install R187 if ASC1 included
 ASC1 Not included: No Install R185,186; Install R187


To Asc, Transceiver inside

Residential Gateway Platform	
PCI Devices(Broadcom Chipset, ASIC), and Eth. Phy	
SCHEMATIC NUMBER 2700-00189-002	
Engineer: Jim Schley-May	Date: 3/30/01_933
2win Confidential	REV:PLUS REVISION 3 Page 2

Note - for DSLVCC3 filter, populate either L3 and C234 (47uF) OR U44, C294, and C234 (10uF)





Residential Gateway Platform	
DSL Chipset and AFE	
SCHEMATIC NUMBER 270D-00189-002	
Engineer: Jim Schley-May	Date: 3/30/01_933
2wire Confidential	REV:PLUS REVISION 3 Page 3



Interrupt mapping will be done on the FPGA Daughter Card




Residential Gateway Platform	
Frontend Wiring and Ethernet Phy	
SCHEMATIC NUMBER 270-00018-002	
Engineer: Jim Schley-May	Date: 3/30/2001, 8:33
2wire Confidential	REV:PLUS REVISION 3 Page 4

R378 = 240ohm 2W, 510ohm 1W, or not populated
R380 = 50ohm 3W, 120ohm 2W, or not populated





Mirror Daughter Card Connectors

Residential Gateway Platform	
Silicon DAAs and Daughtercard Connectors	
SCHEMATIC NUMBER 2700-00189-002	
Engineer: Jim Schley-May	Date: 3/30/2001_9:30
2win Confidential	REV:PLUS REVISION 3 Page 5





Decoupling Caps For Tm1300, 3.3v and 2.5V. Estes Are Included




Decoupling Caps For SDRAM

D Caps for Flash



Decoupling Caps For Epigram



Decoupling Caps For ASIC

