

AME-4221SR (HU)

schematic modify history

DATE	Version	Change List	PCBA version	PCB version
2021/09/23	A00	First Draft	970DQB0AD00N128 A	490DQB00 A

0907



TOP SECRET
Proprietary

AME-4221SR(HU)

970DQB0AD00N128

01 History

Rev
A00

Date: Sunday, September 26, 2021 Sheet 1 of 12







Figure 5-4 Power-on Sequence


0907

 中磊電子		TOP SECRET Proprietary
AME-4221SR(HU)		970DQB0AD00N128
03 Power Tree		Rev A00
Date: Sunday, September 26, 2021		Sheet 3 of 12

PCB Structure for 4 layers FR4 PCB



Layout trace guide



Differential Pair

Impedance	W	S	D	H	Line Mark
100 Ohm GPHY/PCIE	6mil	5.5mil	9.25mil		

Single End

50 Ohm RF	12mil		9mil		

GPHY - Layout Guidelines & Notes

- Trace impedance: 100 Ohm differential impedance.
- Match trace length of differential pairs, 20 mils max within a pair, and 500 mils max between pairs. Do NOT try to match trace lengths by adding extra length or serpentes. It is more important to maintain a pair as differential traces.
- Max distance from SoC to Magnetics = 4.0 inches



PCie - Layout Guidelines & Notes

- Trace impedance: 100 Ohm differential impedance.
- No matching needed pair-to-pair.
- Match trace length of differential pairs, 5 mils max within a pair. Symmetric routing for each pair (within a pair)
- At least 2X pair to pair spacing than intra-pair spacing.



USB2.0 - Layout Guidelines & Notes

- Route DM/DP pair with 90 ohms differential impedance.
- The P and N traces are length matched, with max differential skew, within 20mils
- Differential trace length must be less than 5 inches
- No more than 2 vias per trace, prefer zero.

Heatsink hole



FID



2021/09/22:Add SH4 for CPUADDR bot reserved

0907








AME-4221SR(HU) 970DQB0AD00N128

04 Appendix Rrv A00

Date: Sunday, September 26, 2021 Sheet 4 of 12

EN7528 Hardware Trap

Pin Name	Description	Default
SPI_CLK, SPI_MISO, JTAG_TCK	SPINFC mode selection: *7B09: SPI NAND dummy strapped controller ECC(SPI boot from internal rom) *7B10: SPI NAND dummy strapped controller ECC(SPI boot from Flash) *7B11: SPI NAND dummy strapped Flash ECC(SPI boot from Flash) *7B12: SPI NAND dummy strapped Flash ECC(SPI boot from internal rom) *7B13: SPI NOR 3B mode(SPI boot from Flash) *7B14: SPI NOR 3B mode(SPI boot from internal rom, FW definition trap bit 0) *7B15: NFD mode (boot from internal rom, FW definition trap bit 1) *7B16: NFD mode (boot from internal rom, FW definition trap bit 1)	7B111
GPIO0	boot from flash (boot from flash 1) *7B17: disable (boot from internal rom) *7B18: enable (boot from SPINAND flash)	7B1
TP_TN	input clock mode selection: *7B09: 25MHz XTAL mode *7B10: 4MHz single clock input mode (from XO) *7B11: 25MHz differential clock input mode *7B12: 4MHz differential clock input mode	7B1
SP_MOSI	CPU endian format *7B19: little-endian *7B20: big-endian	7B1






Pin NO	Resistor	EN7561HU	EN7561DU
118	R297	V	NL
117	R299	V	NL
116	R298	NL	V
114	R300	V	NL
113	R301	NL	V
112	R556	NL	V
111	R302	V	NL
110	R1028	V	NL
109	R1029	V	NL
108	R303	NL	V
107	R1009	V	NL

EN7561HU:DDR part component mount
EN7561DU:DDR part component NL

AME-4221SR(HU)
 05 CPU EN7561HU

2021/09/23/Revision: R202-02/30 04 04
2021/09/23/Revision: R202-02/30 04 04



0907

SERCOM
中磊電子



TOP SECRET
Proprietary

AME-4221SR(HU) 970DQB0AD00N128


06 GE Port Rev A00

Date: Sunday, September 26, 2021 Sheet 6 of 12

CONSOLE PORT




Button



2021/09/06:Change WPS button to 4600001VYS 3.3mm for layout
2021/09/15:Swap WPS pin1/2 for layout
2021/09/17:Add C1088 close SW4

LED1

ADDRESS 30H



0907

SERCOM
中磊電子



TOP SECRET
Proprietary

AME-4221SR(HU) 970DQB0AD00N128


07 LED, Console, USB, Button Rev A00

Date: Sunday, September 26, 2021 Sheet 7 of 12

Normal Mode	
0: EFUSE 1: EEPROM	ANTSEL6
00 : Reserve 01 : Reserve 10 : 25MHz 11 : 40MHz	ANTSEL4 ANTSEL5
Co-clock mode 0 : Current mode 1 : Voltage mode	MT7592_GPIO0



I9,L10 close to MT7592



The information contained herein are for reference only.
EcoNET (HK) reserves the right to make changes any time and without notice. The contents herein cannot be reprinted or distributed without EcoNET (HK)'s prior permission.
The information furnished by EcoNET (HK) in this document is believed to be accurate and reliable. However, no responsibility is assumed by EcoNET (HK) for its use, nor for any infringements of patents or other rights of third parties resulting from its use. Users should also take the responsibility to guarantee the quality and reliability of mass production of their respective products.

Note: Component with [...] is not installed

0807

SERCOM
中磊電子


TOP SECRET
Proprietary

AME-4221SR(HU) 970DQB0AD00N128
08 2.4G_MT7592


Rev A00

Date: Sunday, September 26, 2021 Sheet 8 of 12


WFO Path



WFO Path




System DC Power




$V_{out} = 0.805 * (1 + R1/R2) = 0.805 * (1 + 40.2/7.68) = 5.02$
 $L = 2.2 \mu H$

5V/3A FEM




3V3/3A Power

$V_{out} = 0.805 * (1 + R1/R2) = 0.805 * (1 + 40.2/13) = 3.294$
 $L = 1.5 \mu H$




CPU Power 1.2V/2A

$V_{out} = 0.768 * (1 + R1/R2) = 0.768 * (1 + 6.65/10) = 1.279$
 $L = 2.2 \mu H$



1.5V/1A 1.5V Power (DDR)



AME-4221SR(HU)
 970DQB0AD00N128
12 Power Circuit
 Date: Sunday, September 28, 2021 ESheet 12 of 12