




TNETD7200 BOOT CONFIGURATION: SEE PAGE 2



Populate R191 and NL R192 for AMD flash memory
 Populate R192 and NL R191 for Intel flash memory
 Populate R193 and R192 for 8MB Intel flash memory
 Populate R194 and NL R195 for SST 8MB flash memory



FLASH MEMORY
 2MX16 : AMD AM29LV320DB
 =====
 1MX16
 AMD AM29LV160BDB-120EC
 SST S39VF160-90-4C-EK
 TOSHIBA TC58FV160FT-12
 FUJITSU MBM29LV160BE-12
 SHARP LH28F160BJE-BTL90

512KX16 : AMD AM29LV800

MICRON SDRAM
 =====
 4Mx16 => MT48LC4M16A2
 OR
 8Mx16 => MT48LC8M16A2


Note: Flash memory listed is footprint compatible but may not be supported in software. Check with post sales support for more information.

SerComm Corp.

Title: TNETD7200 - Host Processor / ADSL Transceiver

Document Number: IP806GA/GB V3(490YBM00)

Date: Thursday, April 20, 2006 Sheet 3 of 8



For ISDN, populate values as follows:

R208, R213 = 2.32k ohms ; C208, C213 = 100pF
 R207, R214 = 187 ohms ; C207, C214 = 100pF

R206, R215 = 5.90k ohms ; C206, C215 = 150pF
 R205, R216 = 137 ohms ; C205, C216 = 120pF

R204, R217 = 1.47k ohms ; C204, C217 = 100pF
 R203, R218 = 158 ohms ; C203, C218 = 82pF


R202, R219 = 1.5k ohms ; C202, C219 = 100pF
 R201, R220 = 113 ohms ; C201, C220 = 82pF

R210, R211 = 499 ohms ; C209=0.033uF
 R70, R81 = 249 ohms ; C212 = 0.022uF
 C210, C211 = 330pF
 C221, C222 = 1.2nF


AR7_VWI REVISION HISTORY	
Rev 1.0: 12-14-2003	INITIAL SCHEMATIC CAPTURE.
Rev 1.1: 12-15-2003	INITIAL SCHEMATIC CAPTURE.
Rev 1.17: 01-14-2004	ADDED WIRELESS AND VOICE
Rev 1.20: 01-26-2004	Added Package Type property for netlist extraction.
Rev 1.27: 01-29-2004	FIXED SANGAM E-NET POLARITY
Release 1	
Rev 2.08 04-30-2004	Connected stitch caps to 1.5V_F instead of 1.5V
Rev 3.25: 05-11-2004	REV 3 RELEASE
Release 3	
Rev 3.27: 06-28-2004	Corrected schematic error on Sheet 9 on the over-voltage circuitry. Also updated to reflect final BOM loading.

TNETD7300A BOOT CONFIGURATION


ALL BOOT CONFIG RESISTORS SIZE 0402




RESET CIRCUITRY




LEDs




ADSL LINK/ACT



WLAN



SerComm Corp.	
Title	Line Interface and Hybrid; Boot Config; Reset; LEDs
Document Number	IP806GA/GB V3(490YBM00)
Date	Thursday, April 20, 2006
Sheet	4 of 8



SerComm Corp.

Title: External Ethernet PHY - (optional)









Document Number: **IP806GA/GB V3(490YBM00)**

Date: Thursday, April 20, 2006


Sheet 5 of 8

Rev B

WALL BRICK INPUT
12VDC @ 1A



SerComm Corp.		
File	Power Supply & DYING GASP	
Document Number	IP806GA/GB V3(490YBM00)	
Date	Thursday, April 20, 2006	Sheet 6 of 8



Star route the supply for VDDA80PLL and rest of A2.85V to TNETW1350

TERMINAL	NAME	NO.	DESCRIPTION
GPIO3	A6	SDIO/VLYN2I interface selection (SER_H0DET1) 0-SDIO SD0FN selected 1-VLYN2I selected	
GPIO5	CG	RS 232 baud rate 0=67.5 kbps baud rate for 20-MHz reference clock 01=67.5 kbps baud rate for 19.2-MHz reference clock 10=67.5 kbps baud rate for 40-MHz reference clock 11=67.5 kbps baud rate for 26-MHz reference clock	
GPIO10	F2	ENDIAN_MMODE 1=endianness mode 1=endianness mode	
GPIO11	F1	VLYN2I interface clock direction (V1_CLK_DIR) 0=V1_CLK=VLYN2I interface clock input 1=V1_CLK=VLYN2I interface clock output	
GPIO13	G3	VLYN2I interface clock direction 0=V2_CLK=VLYN2I interface clock input 1=V2_CLK=VLYN2I interface clock output	



Optional I2C footprint for Engr. eval only

For Debug Only

For serial debug, avoid reset conflicts with host, if attached.

- Differential pairs
- 300 mA current
- * Place close to chip

Refer to the table on Sheet3 for Stuffing Options



Notes:

1. " = place close to chip
2. The RF TX/RX 100 Ohm differential pairs should be symmetric. BB TX I/Q differential pairs should be kept as equal as possible. Same applies for the BB RX I/Q.
3. Pins 12,13 and 14 of U7 draw high current. Insure that the trace width between above pins is wide enough to minimize the voltage drop due to trace losses.

Keep layout of the Power Detect symmetrical