





+12VDC Regulated Input




OPTIONAL U105



	U106	U107	R155	R156	R157	R158	R159	R160
U104	7.7V	7.7V	50K	50K	10K	10K	10K	10K
U104/U106	7V	7.7V	50K	50K	10K	10K	10K	10K

Place C110 as close as possible to C117 and U105

Route these as a diff pair. Do not connect ISENSEL ball directly to the 1.2V power plane.




DDR SDRAM layout rules:
 All timing is relative to the CLK/CLKb that arrive at the destination DDR SDRAM chip.
 1) X = CLK/CLKb should be a matched differential pair with a length < 4"
 2) Address and control should be X +/- 20mm
 3) DQS and DQM should be X +/- 20mm
 4) All DQS should match corresponding byte lane DQS/DQM within +/- 10mm
 5) Trace impedances should be 50 ohms +/- 10% (45-55 ohms)
 6) Route VREF with 30-mil trace and at least 1 high quality ceramic bypass capacitor for each connection to a device.
 7) All traces should have a >= 3 to 1 spacing ratio from the reference GND/PWR layer. (e.g. 15 mil line-to-line spacing for a 5 mil dielectric thickness)




LED USAGE:
 a) LED connections only supported on LED[23:0]
 b) USB_DEVICE_LED always use LED[3]
 c) NET_LED always use LED[8]
 d) EPHY[3:1]_ACT_LED always use LED[11:9]
 e) GPHY_ACT_LED always use LED[12]
 f) EPHY[3:1]_SPD_LED always use LED[15:13]
 g) GPHY_SPD_LED[0] always use LED[0]
 h) WLAN_LED only supported through GPIO[38:36]
 i) Applications using NAND flash cannot access LED[7:2] through SERIAL_LED[2], and may shift out LED[7:0] through SERIAL_LED_CLK and SERIAL_LED_DATA.

Bootstrap inputs are muxed onto GPIO[31:24, 21, 19, 17, 15, 13, 11, 7, 5, 3, 1, 0]. Be aware that placing a pull-down resistor on any of these gpio will change the default bootstrap configuration.



GPIO[51:40] are not accessible on a 4-layer PCB. I/O voltage of GPIO[51:40] is provided by MIZ_VDDO. Connect to 3.3V if any of GPIO[51:40] are used. GPIO[51:36] do not have internal pull ups.

If a pull-down resistor is added to a strap pin which drives an LED, the LED driver will automatically invert from active low to active high. In this case, connect the LED to be driven as active high. Note this inversion is true even when the LED is driven from the shift register.




BCM63168 Strap Options

Strap settings change for B0 and C0 or later silicon

Strap	Strap	Strap	Strap	Strap	Strap
SERIAL_LED_CLK	GPIO 0	DOR_SPEED_GRADE_FAST	R247	4.7K(DN)	
SERIAL_LED_DATA	GPIO 1	RESERVED	R248	4.7K(DN)	
NAND_EN	GPIO 16	NAND_SPARE_1B0	R252	4.7K(DN)	
NAND_D0	GPIO 5	NAND_ECC_SEL[0]	R249	4.7K(DN)	
NAND_D1	GPIO 6	NAND_ECC_SEL[1]	R250	4.7K(DN)	
NAND_D2	GPIO 7	NAND_ECC_SEL[2]	R251	4.7K(DN)	
GPIO11	GPIO 11	RESERVED	R247	4.7K(DN)	
SELECT_DDR2DDR3n	GPIO 13	SELECT_DDR2DDR3n	R254	4.7K(DN)	
GPIO16	GPIO 16	SPI_SLAVE_DISABLE	R231	4.7K(DN)	
GPIO18	GPIO 18	SPI_CLK_GATE[0/2/3]	R232	4.7K(DN)	
GPIO17	GPIO 17	SPI_FLASH_ADDR24	R233	4.7K(DN)	
GPIO19	GPIO 19	NAND_ENABLE_ECC	R235	4.7K(DN)	
POST_FAIL_LED	GPIO 21	BOOT_SPINANDn	R238	4.7K(DN)	
NAND_D3	GPIO 24	RESERVED	R239	4.7K(DN)	
NAND_D4	GPIO 25	RESERVED	R240	4.7K(DN)	
NAND_D5	GPIO 26	RESERVED	R241	4.7K(DN)	
NAND_D6	GPIO 27	RESERVED	R242	4.7K(DN)	
NAND_D7	GPIO 28	MIPS_DDR_CLK_SEL[0]	R243	4.7K(DN)	
NAND_D8	GPIO 29	MIPS_DDR_CLK_SEL[1]	R244	4.7K(DN)	
NAND_D9	GPIO 30	MIPS_DDR_CLK_SEL[2]	R245	4.7K(DN)	
NAND_D10	GPIO 31	MIPS_DDR_CLK_SEL[3]	R246	4.7K(DN)	

CONNECT MI_k_VDDO_1 & _2 TO 3.3V WHEN USED IN MI_k RGMII TMMI MODE, OR WHEN NOT USED
 CONNECT MI_k_VDDO_1 & _2 TO 2.5V WHEN USED IN RGMII MODE, OR WHEN NOT USED

MI2_VDDO_1 & _2 PROVIDE THE I/O VOLTAGE FOR GPIO[51:40]. THEREFORE,
 MI2_VDDO_1 & _2 MUST BE CONNECTED TO 3.3V WHEN ANY OF GPIO[51:40] ARE USED.



The following traces must have 50 ohm RF impedance

TXG_0, TXG0_IN, TXG0_OUT, TXG0_OUT_0
 RXG_0, RXG0_OUT, RXG0_IN, RXG0_IN_0
 RXA_0, RXA0_OUT, RXA0_IN, RXA0_IN_0
 TXA_0, TXA0_IN, TXA0_OUT, TXA0_OUT_0

TXG_1, TXG1_IN, TXG1_OUT, TXG1_OUT_0
 RXG_1, RXG1_OUT, RXG1_IN, RXG1_IN_0
 RXA_1, RXA1_OUT, RXA1_IN, RXA1_IN_0
 TXA_1, TXA1_IN, TXA1_OUT, TXA1_OUT_0

A0, WLAN_A0, A1, WLAN_A1

Band pass filters, FL701-708 are necessary for coexistence with DECT Phone or 3G UMTS.

