






REV		ECO	DATE	APV
Axcera		TITLE		
THIS DRAWING IS THE PROPERTY OF AXCIERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		I/C, CHASSIS ASSEMBLY INNOVATOR LX, V2		
MATERIAL		DRN	REV	DATE
FINISH		CHK	JCM	6/18/04
		REL	JCM	6/18/04
		UWG	NO.	1304064
		SCALE	---	1 OF 1





THIS PRINT IS THE
PROPERTY OF AXCERA,
IT SHALL NOT BE COPIED
WITHOUT PERMISSION.


MATERIAL


FINISH


TITLE

I/C,
RECEIVER ASSY,
VHF/UHF, LX

DWN	RGE	4/6/04	DWG. NO.	REV
CHK	JCM	8/4/04	1304005	DO
REL	JCM	8/4/04	B	SCALE --- SHEET 1 OF 1








ADDED H.B. VHF MIXER/PLL BD
 AT A1, A3 H.B. PREAMP BD
 WAS 1303576 (RCS)
 CO 02/09/00/25/00 JCM
 A3 LOWBAND VHF PRE-
 AMP BD WAS 1303677.
 (RCS)
 DO 02/09/00/25/00 LRT
 REV COO DATE APV

		THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE	
		MATERIAL		B/D, RECEIVER ASSEMBLY, VHF/UHF LX	
FINISH	---	DRAWN	RUE 5/4/04	DWG. NO.	1304004
REL	DIM 8/26/04	CHK	DIM 8/26/04	SCALE	1 OF 1



R4 WAS 50K. R27 WAS 499K.
C23 WAS 1uF. ADD C89, R86,
R91 & R93.


DO [01111800] 95006 JB


CHANGED R70 FROM 4.7K TO
6.18K. C75 FROM 100pF TO 1uF.
R27 FROM 100K TO 499K. R30
FROM 10K TO 30.1K & R35
FROM 4.75K TO 10K. REMOVED
L18. ADD CR10, R78 & R79. JKF

CO [01111801] 10504 SB


REMOVED C80, C87, C71, C72, C73,
C81, C85, L3, L4, L5, L6, L7, L8, L9,
R15, R71, R74, R75 WAS 10K. JN
AND WERE MANUALLY ADDED
C87, C88, J13, R76, R77. C72 WAS
CONNECTED TO L13 & C81. J13
WAS CONNECTED TO C81 & C82.
UP PINS 1 AND 7 CONNECTIONS
WERE REVERSED. (CB)


Ancera		REV	ECO	DATE	APV
TITLE		SCH. IFC			
PROJECT		ALC BOARD (LX)			
PART NO.		(1304003)			
MATERIAL					
DRAWN		DB	3/15/04	NOV. NO.	
CHECKED		DB	3/15/04	1304011	DO
REL. DES.		DB	3/15/04	D	SCALE --- SHEET 1 OF 2







REV	ECO	DATE	ADV
1		2/27/04	
2		2/27/04	
3		2/27/04	
4		2/27/04	
5		2/27/04	
6		2/27/04	
7		2/27/04	
8		2/27/04	
9		2/27/04	
10		2/27/04	
11		2/27/04	
12		2/27/04	
13		2/27/04	
14		2/27/04	
15		2/27/04	
16		2/27/04	
17		2/27/04	
18		2/27/04	
19		2/27/04	
20		2/27/04	
21		2/27/04	
22		2/27/04	
23		2/27/04	
24		2/27/04	
25		2/27/04	
26		2/27/04	
27		2/27/04	
28		2/27/04	
29		2/27/04	
30		2/27/04	
31		2/27/04	
32		2/27/04	
33		2/27/04	
34		2/27/04	
35		2/27/04	
36		2/27/04	
37		2/27/04	
38		2/27/04	
39		2/27/04	
40		2/27/04	
41		2/27/04	
42		2/27/04	
43		2/27/04	
44		2/27/04	
45		2/27/04	
46		2/27/04	
47		2/27/04	
48		2/27/04	
49		2/27/04	
50		2/27/04	
51		2/27/04	
52		2/27/04	
53		2/27/04	
54		2/27/04	
55		2/27/04	
56		2/27/04	
57		2/27/04	
58		2/27/04	
59		2/27/04	
60		2/27/04	
61		2/27/04	
62		2/27/04	
63		2/27/04	
64		2/27/04	
65		2/27/04	
66		2/27/04	
67		2/27/04	
68		2/27/04	
69		2/27/04	
70		2/27/04	
71		2/27/04	
72		2/27/04	
73		2/27/04	
74		2/27/04	
75		2/27/04	
76		2/27/04	
77		2/27/04	
78		2/27/04	
79		2/27/04	
80		2/27/04	
81		2/27/04	
82		2/27/04	
83		2/27/04	
84		2/27/04	
85		2/27/04	
86		2/27/04	
87		2/27/04	
88		2/27/04	
89		2/27/04	
90		2/27/04	
91		2/27/04	
92		2/27/04	
93		2/27/04	
94		2/27/04	
95		2/27/04	
96		2/27/04	
97		2/27/04	
98		2/27/04	
99		2/27/04	
100		2/27/04	






REV ECO DATE APV				B/D.			
THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.				U/C ASSEMBLY, VHF/UHF LX			
MATERIAL				DWN	RGE	5/7/04	DWG. NO.
FINISH				CHK	DWG	9/30/04	1303830
REL				DWG	9/30/04	C	SCALE
				SHEET 1 OF 1			









R41	WAS	51.1	OHMS.	CR
FO	2011/2313	7/30/01	DB	
ADDED	C111, C112, C113	CR		
FO	2011/2067	3/30/06	UD	
R63	WAS	75	OHMS.	ACF
EO	2011/1651	5/18/02	LRY	
CHANGED	UT FROM	1305/01		
	TO	1341/01		
FO	2011/1572	11/06/04	DB	
ADDED	C108 - C110, R71 & VR			
	C129 WAS 1. C25 WAS 1.			
	C29 WAS 1. C48, C49 & C53			
	WERE. 001, C108, D107 WERE			
	1.06F, 1.18, 1.16 WERE 2.25H.			
	WERE 1.06F, 1.03 & 1.03			
	WERE 1.03F, R21 WAS 1.52.			
	WAS 1.5K, S54 WAS 243.5, R83			
	R64 WERE 10. US WAS 100701.			
FO	2011/1531	10/11/04	DB	
ADDED	R69, R70, C75 - C107			
	R11, C112 REMOVED C48 -			
	C47 & C55.			
	INF			

[illegible]

LAST USED REF	
C113	
L16	
U11	
R71	
J4	
Q4	
CR3	
DS2	
VR1	




Axcera		REV	ECO	DATE	APV
THIS DRAWING IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED, REPRODUCED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PERMISSION IN WRITING FROM AXCERA.		TITLE			
DRAWN BY		SCH., L-BAND PLL BOARD, LX (1303846)			
CHECKED BY		DATE	DATE	DATE	DATE
DESIGNED BY		4/2/04	4/2/04	4/2/04	4/2/04
REVISED BY		1	1	1	1
SCALE		1:1			
SHEET		2 OF 2			




NOTE:


- 1) ALL RESISTORS ARE 1/8W UNLESS OTHERWISE NOTED.
- 2) ALL CAPACITORS ARE IN μF UNLESS OTHERWISE NOTED.
- 3) ALL INDUCTORS ARE IN μH UNLESS OTHERWISE NOTED.


[illegible]









REV	ECG	DATE	APV
1			
Axcera.			
THIS PRINT IS THE PROPERTY OF AXCIERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.			
TITLE B/D, CONTROL/POWER SUPPLY ASSEMBLY, INNOVATOR LX			
MATERIAL			
FINISH			
DRAWN	REV	DATE	REV
CHK	ECG	2/2/94	1303889
REL	ECG	2/2/94	2
SCALE 1:1			










REV	Axcera						REV	ECO	DATE	APV
DATE	THIS COPY IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION						TITLE SCH. CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)			
ECO	DETAILS						DWG.	REV	DWG. NO.	SST
FINISH							CORR. LKT	9/30/83	1302023	C0
REV							REP. LKT	9/30/83	D. SCALE	SHEET 3 OF 5



Circuit Descriptions:

PAGE 1:

U1 is an Atmel Atmega128 microcontroller. This part is in-circuit programmed using the serial programming port. When the microcontroller is held in reset by either the programming port or the external watchdog IC, a transistor inverts the reset signal while serial programming lines are connected to U1 through analog switch U5.

U2 is a watchdog IC used to hold the microcontroller in reset if the supply voltage is less than 4.21 Vdc; (1.25 Vdc < Pin 4 (IN) < Pin 2 (Vcc)). The watchdog momentarily resets the microcontroller if Pin 6 (IST) is not clocked every second. A manual reset switch is provided but should not be needed.

Diodes DS1 through DS8 are used for display of auto test results. A test board is used to execute self test routines. When the test board is installed, Auto_Test_1 is held low and Auto_Test_2 is allowed to float at 5 Vdc. This is the signal to start the auto test routines.

U3 and U4 are used to selectively enable various input and output ICs found on page 2 and 3 of the schematic.

U1 has two serial ports available. In this application, one port is used to communicate with transmitter system components where U1 is the master of a RS-485 serial bus. The other serial port is used to provide serial data I/O where U1 is not the master of the data port. A dual RS-232 port driver IC and a RS-485 port driver is also in the second serial data I/O system. The serial ports are wired such that serial data input can come through one of the three serial port channels. Data output is sent out through each of the three serial port channels.

Switch SW1 is used to select either transmitter operation or exciter driver operation. When the switches of SW1 are on, transmitter operation is selected and the power monitoring lines of the transmitter's power amplifier are routed to the system power monitoring lines.

PAGE 2:

Digital output latches are used to control system devices. Remote output circuits are implemented using open drain FETs with greater than 60 Volt drain to source voltage ratings.

Remote digital inputs are diode protected with a 1 Kohm pull-up resistor to 5Vdc. If the remote input voltage is greater than about 2 volts or floating, a FET is turned on and a logic low is applied to the digital input buffer. If the remote input voltage is less than the turn on threshold of the FET (about 2 Vdc), a logic high is applied to the digital input buffer.

Four of the circuits on page two are auxiliary I/O connections wired for future use. They are wired similar to the remote digital inputs but include a FET for digital output operation. To operate these signals as an input, the associated output FET must be turned off. These circuits are also connected to an analog input multiplexer IC.

PAGE 3:

Several ICs are used as input buffers to allow the microcontroller to monitor various digital input values. Most digital inputs use a 10 Kohm pull-up resistor. The buffer IC used for data transfer to the display is wired for read and write control.

PAGE 4:


Each analog input is expected to be between 0 and 5 Vdc. If a signal exceeds 5.1 Vdc, a 0.225 Watt zenor diode clamps the signals voltage. Most signals are calibrated at their source however two dual serial potentiometer ICs are used to calibrate four signals. For these four circuits, the input value is divided in half before it is applied to an op-amp. The serial potentiometer is used to adjust the input signal between 60 and 120% of the input signal. Serial data to the second serial potentiometer is transferred through the first IC. The wiper position of the digital potentiometer circuit is used to set the gain of the op-amp. Lower digital values for the wiper setting increases the gain of the op-amp. If N = 0, gain = 6.0. If N = 255, gain = 3.00. If Vin = 1.0 at spare_Ain_1 and N = 128, U21A out = 4.0V with gain = 4.

Two 20 position connectors are used to provide power to the backplane. J62 and J63 get power from the power supply after a nominal 3 amp resettable fuse. The Raychem polyswitch resettable fuses may open on a current as low as 2.43 amps at 50C, 3 amps at 25 C or 3.3 amps at 0C. They definitely will open when the current is 4.86 amps at 50C, 6 amps at 20C, or 6.6 amps at 0C. Trace widths of these circuits are 0.140" (designed for maximum current).

PAGE 5:

Each of the four LED circuits drive a dual element common cathode LED. To make a good amber color, the current applied to the green element is slightly greater than the red element.



Several voltage regulators are used to power the board. Seven volts is typically applied to board LEDs and to the input of a precision 5.0 volt regulator. The 5.0 volt regulator is used for analog circuits and the microcontroller analog reference voltage. Another two 5 volt regulator circuits are used for most other board circuits.



LAST USED REF:

R202
C43
C47
DS14
U28
VR22
J63
TP17
V72
SW2
CR11
W2
Y1
L2
S1

Axcera		REV	ECO	DATE	APV
THIS DRAWING IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE SCH. CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)			
MATERIAL		DRW	REV	3/28/03	DRG. NO.
FINISH		CHG	ERT	9/3/03	1302023
ECO		REL	LRT	9/3/03	IC0
		SCALE 1:1 SHEET 5 OF 5			




Circuit Design Notes:

1. Track widths of 0.140 inch minimum top and bottom of board shall be used to connections to J1, J2, J3, J4.
2. Track widths of 0.140 inch minimum top of board shall be used to connections to J5 and J6.
3. Track widths of 0.065 inch minimum shall be used to connections to J62 and J63.
4. Track widths of 0.020 inch minimum shall be used to connections between LEDs and resistors.
5. Board BOM needs the following items added to those reported from OrCAD:

Part Number	Qty	Description
102071	4	Fuse Clip, PTC DO Mnt., 15 Amp

MATERIAL NUMBERS:
 1302838 PCB, PIONEER, POWER PROTECT
 1302839 SCH, PIONEER, PWR PROTECT
 1302840 STENCIL FOR 1302839

Axcera		REV	ECO	DATE	APV
THIS PRINT IS THE PROPERTY OF AXCERA. IT MUST NOT BE COPIED WITHOUT PERMISSION.		TITLE SCH, PIONEER, PWR PROTECT (1302837)			
DRAWN	REV	52003	DWG. NO.	REV.	
CHEK	REV	52003	1302839	AO	
REL	REV	52003	D	SCALE	SHEET 1 OF 1



DELETED C1, C2, L1, L2,
U1, J3, & W1. MOVED
W2 FROM J6-1,-2 TO J6
-2,-3. JKF

3 8603 11/7/96 8/18

AT J2 W2 WAS W1. (TMY)

2 8424 9/29/96 JCM

SWITCHED PINS 1 & 2 OF
U2 (TMY)

1 8368 8/27/96 RAS

REV ECN DATE APV

ITS CORPORATION

THIS PRINT IS THE
PROPERTY OF ITS CORP
IT SHALL NOT BE COPIED
WITHOUT PERMISSION

TITLE SCHEMATIC
SWITCH BOARD
(1527-1406)

MATERIAL

DWN DLM 6/3/96

DWG. NO. REV

FINISH


CHK RAS 6/14/96

1527-3406 3

REL RAS 6/14/96

B SCALE


SHEET 1 OF 1



NOTE:
1. ALL POWER LEVELS ARE PK-SYNC +10% AURAL FOR DTV LEVELS, SUBTRACT 3dBm.

AS WAS 1301982. (RGE)
CO 12/15/04 RCH
AT A4, REVERSED J3 AND J6. (RGE)
RG 01/16/04
REV ECO DATE LRT

		TITLE		B/D	
		PA ASSEMBLY, 100W LX SERIES		C0	
MATERIAL	---	DATE	1/16/04	DWG. NO.	1303850
FINISH	---	DATE	1/16/04	SCALE	1 OF 1




NOTE:
1. ALL WIRE IS 18AWG UNLESS OTHERWISE NOTED.

AS WAS 1301962. (RGE)
CD 2011280/2/15/04 18H
AT A4, REVERSED J3 AND
J6. WIRE AT A5-J7-7
WAS 18 AWG. (RGE)
BD 2011245 5/7/04 LRT
REV ECO DATE APV




THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE	
MATERIAL		1/C.	
FINISH		PA ASSEMBLY, 100W LX SERIES	
DWG. NO.	REV.	DWG. NO.	REV.
CHK LRT 1/16/04	1303814	CO	
REL LRT 1/16/04	D	SCALE	SHEET 1 OF 1



NOTE:
1. ALL POWER LEVELS ARE PK-SYNC +10% AURAL FOR DTV LEVELS, SUBTRACT 3dBm.

A4 WAS 1227-1315.
ADDED REFLECTED SAMPLE FROM A4-6 TO A5-25.
ADDED AMPLIFIER POWER LEVELS. (DAK)
BO 11/10/04 3/1/05 LRT
REV ECD DATE APV


		THIS PRINT IS THE PROPERTY OF AXCCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE B/D PA ASSEMBLY, 2KW DRIVER/ 10 W PA, LX SERIES	
		MATERIAL FINISH		DWG. NO. 1305138 SCALE SHEET 1 OF 1	REV
CHK	LRT	11/17/04	11/18/04	1305138	BO
REL	LRT	11/18/04	11/18/04	1305138	BO



NOTE:
 1. ALL WIRE IS 20AWG UNLESS OTHERWISE NOTED.
 2. THIS WIRE IS NOT USED ON THIS ASSEMBLY. COVER THE END WITH HEAT SHRINKABLE TUBING AND 10" BACK IN THE HARNESS.

		THIS PRINT IS THE PROPERTY OF AXCCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE PA ASSEMBLY, 2KW DRIVER/ 10 W PA, I.X. SERIES	
		MATERIAL		ENG. NO.	
FINISH		OWN: RCE/11/17/04		REV	
		CHK: LRT/11/18/04		1305137	
		REL: LRT/11/18/04		D SCALE	
				SHEET 1 OF 1	

A4 WAS 1227-1316, ADDED COAX FROM A4-J6 TO A5-J5	(SMA)
ADDED 50 OHM TERMINATIONS AT A4.	(SMA)
CS R/WING 12/18/05 LRT	(SMA)
DELETED 50 OHM TERMINATION AT A5-J5.	(SMA)
BD 12011802/05/05 LRT	(SMA)
REV ECO DATE APV	



NOTE: C2 IS STRAY CAPACITANCE
BETWEEN LINE SECTIONS.



THIS PRINT IS THE
PROPERTY OF AXCERA,
IT SHALL NOT BE COPIED
WITHOUT PERMISSION.

MATERIAL

— — — —

FINISH

— — — —

TITLE

SCHEMATIC —
UHF FILTER

DWN DD 9/13/83

CHK RWZ 9/13/83

REL RWZ 7/20/90

DWG. NO.


1007-3101

REV

0

SCALE — —

SHEET 1 OF 1



THIS PRINT IS THE
PROPERTY OF AXCERA,
IT SHALL NOT BE COPIED
WITHOUT PERMISSION.


MATERIAL
- - - -


FINISH
- - - -

TITLE
SCHEMATIC
DIRECTIONAL COUPLER
BOARD

DWN	MH	8/11/03	DWG. NO.	REV
CHK	JCM	8/25/03	1303152	A0
REL	JCM	8/25/03	B SCALE ---	SHEET 10F1




REV	ECD	DATE	APV
-----	-----	------	-----






NOTE:

A track width of 0.3 inch is needed between power input vias and sense resistors R55, R56, R57. 0.3 inch track width is also needed between the output of the sense resistors and the output vias that provide power to the amplifier pallets.



Ancera		REV	ECO	DATE	APV
TITLE		SCH., AMP			
CONTROL, INNOVATOR LX		(1303682)			
MATERIAL					
DESIGN		DWG. REV. 12/16/03	DWG. NO. 1303683	H0	
CHECK		REV. 12/16/03	DATE	PAGE 2 OF 3	



		Acxcera		REV	ECC	DATE	APV
THIS PARTY IS THE PROPERTY OF ACXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION DATE: 11/11/03		TITLE SCH., AMP. CONTROL, INNOVATOR LV (1303682)					
DATE	TIME	REV	NO.	REV			
11/11/03	14:00	001	12/16/03	1303683			
11/11/03	14:00	002	12/16/03	1303683			
11/11/03	14:00	003	12/16/03	1303683			
11/11/03	14:00	004	12/16/03	1303683			
11/11/03	14:00	005	12/16/03	1303683			
11/11/03	14:00	006	12/16/03	1303683			
11/11/03	14:00	007	12/16/03	1303683			
11/11/03	14:00	008	12/16/03	1303683			
11/11/03	14:00	009	12/16/03	1303683			
11/11/03	14:00	010	12/16/03	1303683			
11/11/03	14:00	011	12/16/03	1303683			
11/11/03	14:00	012	12/16/03	1303683			
11/11/03	14:00	013	12/16/03	1303683			
11/11/03	14:00	014	12/16/03	1303683			
11/11/03	14:00	015	12/16/03	1303683			
11/11/03	14:00	016	12/16/03	1303683			
11/11/03	14:00	017	12/16/03	1303683			
11/11/03	14:00	018	12/16/03	1303683			
11/11/03	14:00	019	12/16/03	1303683			
11/11/03	14:00	020	12/16/03	1303683			
11/11/03	14:00	021	12/16/03	1303683			
11/11/03	14:00	022	12/16/03	1303683			
11/11/03	14:00	023	12/16/03	1303683			
11/11/03	14:00	024	12/16/03	1303683			
11/11/03	14:00	025	12/16/03	1303683			
11/11/03	14:00	026	12/16/03	1303683			
11/11/03	14:00	027	12/16/03	1303683			
11/11/03	14:00	028	12/16/03	1303683			
11/11/03	14:00	029	12/16/03	1303683			
11/11/03	14:00	030	12/16/03	1303683			
11/11/03	14:00	031	12/16/03	1303683			
11/11/03	14:00	032	12/16/03	1303683			
11/11/03	14:00	033	12/16/03	1303683			
11/11/03	14:00	034	12/16/03	1303683			
11/11/03	14:00	035	12/16/03	1303683			
11/11/03	14:00	036	12/16/03	1303683			
11/11/03	14:00	037	12/16/03	1303683			
11/11/03	14:00	038	12/16/03	1303683			
11/11/03	14:00	039	12/16/03	1303683			
11/11/03	14:00	040	12/16/03	1303683			
11/11/03	14:00	041	12/16/03	1303683			
11/11/03	14:00	042	12/16/03	1303683			
11/11/03	14:00	043	12/16/03	1303683			
11/11/03	14:00	044	12/16/03	1303683			
11/11/03	14:00	045	12/16/03	1303683			
11/11/03	14:00	046	12/16/03	1303683			
11/11/03	14:00	047	12/16/03	1303683			
11/11/03	14:00	048	12/16/03	1303683			
11/11/03	14:00	049	12/16/03	1303683			
11/11/03	14:00	050	12/16/03	1303683			
11/11/03	14:00	051	12/16/03	1303683			
11/11/03	14:00	052	12/16/03	1303683			
11/11/03	14:00	053	12/16/03	1303683			
11/11/03	14:00	054	12/16/03	1303683			
11/11/03	14:00	055	12/16/03	1303683			

