




NOTES:

- 1) WIRE JUMPER FROM TB30-5 TO TB30-15 MUST BE INSTALLED TO PUT THE TRANSMITTER IN THE OPERATE MODE.
- 2) FOR ANALOG TRANSLATOR OPERATION THE RECEIVER RF OUTPUT AT A2-J13 IS CONNECTED TO THE MODULATED IF INPUT JACK A2-J6 AND THE ON CHANNEL RF INPUT CONNECTS TO A2-J12.
FOR DIGITAL TRANSLATOR OPERATION THE REMODULATOR RF OUTPUT AT A24-J3 IS CONNECTED TO THE MODULATED IF INPUT JACK A2-J6, THE 10MHz INPUT JACK A24-J4 IS CONNECTED TO THE 10 MHz OUTPUT JACK A2-J11, AND THE RF INPUT TO THE REMODULATOR CONNECTS TO A24-J2.



THIS PRINT IS THE PROPERTY OF AXERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE				B/D, SYSTEM, VHF TRANSLATOR.			
MATERIAL		w/REMULATOR, LX SERIES							
- - - -		DWN	CDD	6/29/07	DWG. NO.	REV			
FINISH		CHK	LRT	6/29/07	1309398		A0		
- - - -		REL	LRT	6/29/07	C	SCALE	- -	SHEET	1 OF 1

SEE NOTE 1

RMT INTERLOCK TB30-2
 RMT INTERLOCK ISOLATION RTN TB30-3
 RMT AUX I/O 1 TB30-4
 RMT RF SYSTEM INTERLOCK TB30-5
 RMT SET TO OPERATE CMD TB30-6
 RMT SET TO STAND-BY CMD TB30-7
 RMT POWER RAISE TB30-8
 RMT POWER LOWER TB30-9
 RMT SYSTEM REFLECTED PWR TB30-10
 RMT SYSTEM VISUAL PWR TB30-11
 RMT SYSTEM AURAL PWR TB30-12
 RMT SPARE 1 TB30-13
 RMT SPARE 2 TB30-14
 RETURN TB30-15
 SYSTEM +12VDC C6 TB30-16
 SYSTEM -12VDC C2 TB30-17
 IF PROCS IF SIGNAL SELECT TB31-1
 IF PROCS DDC VOLTAGE TB31-2
 IF AGC #2 VOLTAGE TB31-3
 TB31-4
 TB31-5
 TB31-6
 TB31-7
 TB31-8
 TB31-9
 TB31-10
 TB31-11

A2
DRIVER/AMPLIFIER
ASSEMBLY


KEYS TB30-4, TB30-15

KEYS TB31-3, TB31-16

TB30 IS AN 18 POS TERMINAL BLOCK
 TB31 IS AN 18 POS TERMINAL BLOCK
 TB02 IS AN 3 POS TERMINAL BLOCK


NOTES


- 1) WIRE JUMPER FROM TB30-5 TO TB30-15 MUST BE INSTALLED TO PUT THE TRANSLATOR IN THE OPERATE MODE.
- 2) * DENOTES CABLE/WIRE IS PART OF TRANSMITTER ASSY.
- 3) ALL WIRES ARE 22AWG UNLESS OTHERWISE NOTED.
- 4) FOR ANALOG TRANSLATOR OPERATION THE RECEIVER RF OUTPUT AT A2-J13 IS CONNECTED TO THE MODULATED IF INPUT JACK A2-J6 AND THE ON CHANNEL RF INPUT CONNECTS TO A2-J2. FOR DIGITAL TRANSLATOR OPERATION THE REMODULATOR RF OUTPUT AT A24-J3 IS CONNECTED TO THE MODULATED IF INPUT JACK A2-J6, THE 10MHz INPUT JACK A24-J4 IS CONNECTED TO THE 10 MHz OUTPUT JACK A2-J11, AND THE RF INPUT TO THE REMODULATOR CONNECTS TO A24-J2.




REV ECD DATE APV		TITLE	
I/C, SYSTEM,		VHF TRANSLATOR, LX SERIES	
w/REMULATOR, LX SERIES		DWG. NO.	
MATERIAL		FINISH	
OWN: CDD 6/29/07		CHK: LRT 6/29/07	
REL: LRT 6/29/07		SCALE: 1:1	
1309399		AD	
1		1	












		THIS PRINT IS THE PROPERTY OF AXCCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE B/D, RECEIVER ASSEMBLY, VHF/UHF LX	
		MATERIAL FINISH		DWG. NO. 1304004	
DWN: RGE 3/4/04 CHK: DWS 8/26/04 REL: DWS 8/26/04		DATE 7/5/05		REV ECO DATE APV	


ADDED H.B. VHF MIXER/PLL BD AT A1, A3 H.B. PREAMP BD WAS 1303878, (RGE)
 CO 20118010/25/05 JCM
 A3 LOWBAND VHF PRE-AMP BD WAS 1303877, (RGE)
 BD 201182 7/5/05 URT







		ADDED C61		CR	
		B0		20111854 2/20/06 D0	
		REV		ECO DATE AFV	
Axtera					
THIS PRINT IS THE PROPERTY OF AXTERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE SCH, HB MIXER / PLL BD., RECEIVER (1306472)			
NATIONAL		DESIGNED BY DATE REV			
FINISH		CHK'D BY 9/13/06		1306473 B0	
		REL'D BY 9/13/06		SCALE 1 OF 2	









REV ECO DATE APV				B/D, U/C ASSEMBLY, VHF/UHF LX			
THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.				DWG. NO. 1303830			
MATERIAL				DWN	RGE	5/7/04	REV
FINISH				CHK	DWB	9/30/04	A0
				REL	DWB	9/30/04	C
				SCALE --- SHEET 1 OF 1			









LAST USED REF


C113
L16
U11
R71
J4
Q4
CR2
DS2
VR1




Ancera		REV	ECO	DATE	APV
TITLE SCH., L-BAND PLL BOARD, LX (1303846)					
DESIGNER JKF 3/10/04					
CHECKER DB 4/2/04					
APPROVED DB 4/2/04					
1303846					
1					




Rev				Date			
REV	ECO	DATE	APV	REV	ECO	DATE	APV
1				1			
2				2			
3				3			
4				4			
5				5			
6				6			
7				7			
8				8			
9				9			
10				10			
11				11			
12				12			
13				13			
14				14			
15				15			
16				16			
17				17			
18				18			
19				19			
20				20			
21				21			
22				22			
23				23			
24				24			
25				25			
26				26			
27				27			
28				28			
29				29			
30				30			
31				31			
32				32			
33				33			
34				34			
35				35			
36				36			
37				37			
38				38			
39				39			
40				40			
41				41			
42				42			
43				43			
44				44			
45				45			
46				46			
47				47			
48				48			
49				49			
50				50			





		THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED OR REPRODUCED WITHOUT PERMISSION.		TITLE B/D, CONTROL/POWER SUPPLY ASSEMBLY, INNOVATOR LX	
		MATERIAL FINISH		DWN RGE 1/28/04 CHK JCM 2/2/04 REL JCM 2/2/04	
		DVG. NO. 1303889		REV. A0	
		SCALE		SHEET 1 OF 1	



A3
CONTROL BOARD
(1302021)
KEY: J60-20

A5
20 CHAR X 4 LINE
LCD DISPLAY
HC20401NY-ULY

HARNES 1527-1426 (SEE NOTE 4)

- NOTES:
- 1) ALL SINGLE WIRE IS 18AWG UNLESS OTHERWISE NOTED.
 - 2) VALUES FOR VR1, VR2 AND VR3 ARE PART OF VOLTAGE SELECTION KITS.
 - 3) THIS CONNECTION MUST BE EQUIPPED WITH LONGER GROUND PIN (MAKE FIRST BREAK LAST).
 - 4) CHANCE LABELING "A20-J1 TO A12-J2" BECOMES "A5-J1 TO A4-J2".

WIRE GAUGE CHART
(NATIONAL ELECTRICAL CODE DATA)

WIRE SIZE	CURRENT RATING
18AWG	6
16AWG	10
14AWG	20
12AWG	30

SHEET 1 OF 2
12V WAS +12V. (SND)
DO 20120608 6/10/07 JCM
WIRE AT A3-J61-2 WAS 18AWG. AT POWER SUPPLY CONNECTOR DETAIL A2 WAS A1. (PCE)
CG 20110603/27/04 LRT
ADDED NOTE 4.
REVERSED A1-J2 AND A1-J3 AND REWIRED TO MAINTAIN THE SAME CONNECTIONS. (ROF)
REV ECG DATE APV

Axcera.

THIS PRINT IS THE PROPERTY OF AXCIERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.


MATERIAL: FINISH: REL:


TITLE: I/C CONTROL/POWER SUPPLY ASSEMBLY

OWN: M1 6/18/03 DNG: NO. 1502062 REV: DO

CHK: JCM 6/27/03 D1 SCALE: 1:1 SHEET: 1 OF 2

REL: JCM 6/27/03 D1





NET LABEL WAS RMT AUX 90 2
FOR J44-12A & CR5 PIN 2 (PG 2)
CONN. JKF

CO	20111235	3/3/04	JCM
ADDED C46 - C49, Q33 - Q47.			







R149-R152, R162, R164, R166 &
R167 WERE 20K. ALL +12V CHGE
TO SYSTEM +12V C3. JKP

80	20111032	10/2/03	REH
REV	ECO	DATE	APV


4. CONTROL EXCITER.


R SERIES (1302021)		
W03	DWG. NO.	REV

W03	1302023	C0
W03	SCALE ---	SHEET 1 OF 5



Axcera		REV	ECO	DATE	REV
THIS PRINT IS THE PROPERTY OF AXICERA. IT SHALL NOT BE COPIED, REPRODUCED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PERMISSION FROM AXICERA.		TITLE SCH. CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)			
DATE	130203	DATE	130203	REV	C0
CHK	LRT	Q303	1302023	SCALE	1:1
SEL	LRT	Q303	1302023	SCALE	1:1





Circuit Descriptions:

PAGE 1:

U1 is an Atmel Atmega128 microcontroller. This part is in-circuit programmed using the serial programming port. When the microcontroller is held in reset by either the programming port or the external watchdog IC, a transistor inverts the reset signal while serial programming lines are connected to U1 through analog switch U5.

U2 is a watchdog IC used to hold the microcontroller in reset if the supply voltage is less than 4.21 Vdc; (1.25 Vdc < Pin 4 (IN) < Pin 2 (Vcc)). The watchdog momentarily resets the microcontroller if Pin 6 (IST) is not clocked every second. A manual reset switch is provided but should not be needed.

Diodes DS1 through DS8 are used for display of auto test results. A test board is used to execute self test routines. When the test board is installed, Auto_Test_1 is held low and Auto_Test_2 is allowed to float at 5 Vdc. This is the signal to start the auto test routines.

U3 and U4 are used to selectively enable various input and output ICs found on page 2 and 3 of the schematic.

U1 has two serial ports available. In this application, one port is used to communicate with transmitter system components where U1 is the master of a RS-485 serial bus. The other serial port is used to provide serial data I/O where U1 is not the master of the data port. A dual RS-232 port driver IC and a RS-485 port driver is also in the second serial data I/O system. The serial ports are wired such that serial data input can come through one of the three serial port channels. Data output is sent out through each of the three serial port channels.

Switch SW1 is used to select either transmitter operation or oscillator driver operation. When the switches of SW1 are on, transmitter operation is selected and the power monitoring lines of the transmitter's power amplifier are routed to the system power monitoring lines.

PAGE 2:

Digital output latches are used to control system devices. Remote output circuits are implemented using open drain FETs with greater than 60 Volt drain to source voltage ratings.

Remote digital inputs are diode protected with a 1 Kohn pull-up resistor to 5Vdc. If the remote input voltage is greater than about 2 volts or floating, a FET is turned on and a logic low is applied to the digital input buffer. If the remote input voltage is less than the turn on threshold of the FET (about 2 Vdc), a logic high is applied to the digital input buffer.

Four of the circuits on page two are auxiliary I/O connections wired for future use. They are wired similar to the remote digital inputs but include a FET for digital output operation. To operate these signals as an input, the associated output FET must be turned off. These circuits are also connected to an analog input multiplexer IC.

PAGE 3:

Several ICs are used as input buffers to allow the microcontroller to monitor various digital input values. Most digital inputs use a 10 Kohn pull-up resistor. The buffer IC used for data transfer to the display is wired for read and write control.

PAGE 4:


Each analog input is expected to be between 0 and 5 Vdc. If a signal exceeds 5.1 Vdc, a 0.225 Watt zenor diode clamps the signals voltage. Most signals are calibrated at their source however two dual serial potentiometer ICs are used to calibrate four signals. For these four circuits, the input value is divided in half before it is applied to an op-amp. The serial potentiometer is used to adjust the input signal between 80 and 120% of the input signal. Serial data to the second serial potentiometer is transferred through the first IC. The wiper position of the digital potentiometer circuit is used to set the gain of the op-amp. Lower digital values for the wiper setting increases the gain of the op-amp. If N = 0, gain = 6.0. If N = 255, gain = 3.00. If Vin = 1.0 at spare_Ain_1 and N = 128, U21A out = 4.0V with gain = 4.

Two 20 position connectors are used to provide power to the backplane. J62 and J63 get power from the power supply after a nominal 3 amp resettable fuse. The Raychem polyswitch resettable fuses may open on a current as low as 2.43 amps at 50C, 3 amps at 25 C or 3.3 amps at 0C. They definitely will open when the current is 4.86 amps at 50C, 6 amps at 20C, or 6.6 amps at 0C. Trace widths of these circuits are 0.140" (designed for maximum current).

PAGE 5:


Each of the four LED circuits drive a dual element common cathode LED. To make a good amber color, the current applied to the green element is slightly greater than the red element.

Several voltage regulators are used to power the board. Seven volts is typically applied to board LEDs and to the input of a precision 5.0 volt regulator. The 5.0 volt regulator is used for analog circuits and the microcontroller analog reference voltage. Another two 5 volt regulator circuits are used for most other board circuits.



- LAST USED REF.
- R202
 - C49
 - Q47
 - DS14
 - U25
 - VR22
 - J63
 - TP17
 - V23
 - SW2
 - OR14
 - W2
 - Y1
 - L2
 - S1

Axcera		REV	ECO	DATE	APV
THIS DRAWING IS THE PROPERTY OF AXCIERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION		TITLE SCH. CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)			
DESIGNED BY	THIN	REV	3/2003	REV	NO
CHECKED BY	CHP	LRT	3/2003	1302023	C0
REL	LRT	3/2003	D	SCALE	SHEET 5 OF 5




- Track widths of 0.140 inch minimum top and bottom of board shall be used to connections to J1, J2, J3, J4.
- Track widths of 0.140 inch minimum top of board shall be used to connections to J5 and J6.
- Track widths of 0.065 inch minimum shall be used to connections to J62 and J63.
- Track widths of 0.020 inch minimum shall be used to connections between LEDs and resistors.
- Board BOM needs the following items added to those exported from OrCAD:

Part Number	Qty	Description
102071	4	Fuse Clip, PC BO Mnt., 15 Amp

MATERIAL NUMBERS:
1302837 PIONEER, POWER PROTECTION
1302838 PCB, PIONEER, PWR PROTECT
1302839 SCH, PIONEER, PWR PROTECT
1302840 STENCIL FOR 1302838

REV	Ancera			REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF ANCERA. IT SHALL NOT BE LOANED WITHOUT PERMISSION			TITLE SCH, PIONEER, PWR PROTECT (1302837)			
ECO	WATERPROOF			DWG	REV	REV	
-----			DWG	REV	5/28/03	NO.	
DESIGN			REL	REV	5/28/03	1302839	
-----			REL	REV	5/28/03	D	SCALE --- SHEET 1 OF 1



DELETED C1, C2, L1, L2,
U1, J3, & W1. MOVED
W2 FROM J6-1,-2 TO J6
-2,-3. JKF

3 8603 11/2/96 RAS

AT J2 W2 WAS W1. (TMY)

2 8424 9/29/96 JCM

SWITCHED PINS 1 & 2 OF
U2 (TMY)

1 8368 8/27/96 RAS

REV ECN DATE APV

ITS CORPORATION

THIS PRINT IS THE
PROPERTY OF ITS CORP
IT SHALL NOT BE COPIED
WITHOUT PERMISSION

TITLE SCHEMATIC
SWITCH BOARD
(1527-1406)

MATERIAL

FINISH

DWN DLM 6/3/96

CHK RAS 6/14/96

REL RAS 6/14/96


DWG. NO.

1527-3406

REV



3

B SCALE — SHEET 1 OF 1




		THIS PRINT IS THE PROPERTY OF AXCIERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE: B/D DRIVER ASSEMBLY SW. HR. VHF. DTV	
		MATERIAL:		DWN: RGE/22/05 CHG: LRT/24/05 REL: LRT/24/05	
FINISH:		Dwg. No: 1305837		REV: 1 OF 1	

A5 WAS 1305682 OR 1304674 (SAMS)	
BD: 2010230	DATE: 3/28/07
REV: EGG	DATE: APR






NOTE:
1. ALL WIRE IS 18AWG UNLESS OTHERWISE NOTED.

		THIS PRINT IS THE PROPERTY OF AXCIERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE: DRIVER I/C, SW HB VHF DTV		REV: 1 OF 1	
		MATERIAL:		QTY: 100		DATE: 10/11/00	
FINISH:		QTY: 100		DATE: 10/11/00		SCALE: 1:1	




NOTE:


A track width of 0.3 inch is needed between power input vias and sense resistors R55, R56, R57. 0.3 inch track width is also needed between the output of the sense resistors and the output vias that provide power to the amplifier pallets.



Axcera				
REV	ECO	DATE	APV	
1	1	10/27/06	1308261	B0
THIS PART IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED, REPRODUCED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PERMISSION.				
TITLE: SCH. AMP. CONTROL HB VHF (1308260)				
DRAWN BY: JWF				
CHECKED BY: JWF				
DATE: 10/27/06				
SCALE: 1:1				
SHEET 2 OF 3				



Axcera		REV	ECO	DATE	APV
TITLE		SCH. AMP. CONTROL HB VHF (1308260)			
DRAWN		10/27/06	10/27/06	10/27/06	10/27/06
CHKD		10/31/06	10/31/06	10/31/06	10/31/06
SEL		10/31/06	10/31/06	10/31/06	10/31/06
REV		10/31/06	10/31/06	10/31/06	10/31/06
SHEET		3 OF 3			




PA25-VHF-H-34-A0

High Power RF Amplifiers and Accessories

25W VHF Band III TV Linear Pallet Amplifier

The **PA25-VHF-H-34-A0** is a versatile output or driver pallet amplifier. Offering a minimum of 34dB gain, this two stage amplifier can be used as a driver or output stage depending on the application. With no circuit changes required, the PA25-VHF-H-34 can be configured as a Class A driver or Class AB output stage offering excellent flexibility. A gold metallized LDMOS driver and gold metallized MOSFET output are used in this design.

- No RF assembly or circuit tuning!
- 25 Watts of Linear Output Minimum!
- 34dB typical gain at Channel 13!
- Combined Video and Aural at full rated power!
- Modular Construction for ease of Integration!



Specifications:

$V_{sup} = +32V_{dc}$, $I_{dg} = 0.8A$, 170-230MHz

Parameter	Min	Typ	Max	Units
Fundamental Pout, PEP 2-tone, 215-218MHz, IMD3 -30dBc		50		Watts
Linear Power Out, Pk Sync	25	35		Watts
Power Input	8	10	13	+dBm
Power Gain		34		dB
IMD, Full Field Red, NTSC-NA For input signal 10dB better than desired output	-54	-58		dBc
Drain Current		3		A
Input VSWR		1.1:1	1.4:1	
Insertion Phase Variation (unit to unit)		±5		°
Power Gain Variation (unit to unit)		±1		dB
F2 Second Harmonic		-15		dBc
F3 Third Harmonic		-25		dBc
Baseplate Operating Temp	0		+60	°C
Physical Dimensions	2.0" x 5.0" x 1.0" / 5cm x 13cm x 3cm			

All values listed are without pre-correction.

Absolute Maximum Ratings:

Parameter	Value	Units
Maximum Operating Voltage	+32.0	V DC
Stable Operating Voltage	+26.0 to +32.0	V DC
Maximum Bias Current, Q1 Factory set to 0.020A.	0.25	A
Maximum Bias Current, Q4 Factory set to 2.75A.	3.0	A
Maximum Total Drain Current	5	A
Load Mismatch Survival At all phase angles with the base plate held at 40C and Id current limited to 5A, 2 seconds maximum	3:1	
Storage Temperature	-40 to +105	°C
Maximum Operating Baseplate Temperature	+60	°C

Features Include:


- Temperature Compensated Bias
- Temperature Controller- Analog Temp Output
- High Temp alarm with automatic PA disable
- High Temp alarm output
- Amplifier Disable
- Current Sense, Each Transistor
- Connectorized Power and I/O

web <http://www.drft.com> • email : sales@drft.com • 1.775.DELTA RF • FAX 1.775.DELTA FX

Delta RF Technology, Inc. • 801 East Glendale Ave • Sparks • NV • 89431 • U S A

The specifications contained herein are subject to change without notice. Delta RF Technology, Inc. assumes no liability for the use of this information.


© Delta RF Technology, Inc., 2006. Rev 0.a 04/06



PA25-VHF-H-34-A0

High Power RF Amplifiers and Accessories

25W VHF Band III TV Linear Pallet Amplifier



Tips for Mechanical Mounting:

- 1 All holes are clear for #6 Screw. Stainless Steel mounting hardware is recommended, grade 18-8 or better. A lock washer of same material should also be used.
- 2 Ensure mounting surface is flat to better than 0.003" / "
- 3 Use a thin layer of thermal compound on the backside of the PA - no more than 0.001" - 0.002" thickness!
- 4 Torque all screws to 10-12 in-lbs

Considerations for Mechanical Mounting:

- Considerations for proper thermal design include
- Total power dissipated = Total DC Power Consumed x (1-Efficiency)
- Ambient Airflow
- Thermal Resistance of Heat Sink

For this PA, typical DC efficiency is 30%. At 25W Pk power output, 15W Average, +28.0V DC operation, 84 total watts are consumed, which leaves 70W dissipated power. If we assume an input air temperature of +25°C, and a maximum desired baseplate temperature of 55°C, this leaves a temperature differential between baseplate and ambient air of 30°C. The desired thermal resistance for heatsink mounting surface to air is therefore 30°C/74W = 0.4°C/W.

Since the baseplate is aluminum, it is important to find a heat sink that is sized at least as big as the outline of the PA which can give this thermal resistance. For example, a 100mm x 54mm heat sink with serrated fins, 70mm in length, (20 fins across 127mm dimension) with an air velocity of 4 m / s exceeds this value.