

Schematic design notice of "12_BB_1" page.


Note 12-1: The de-coupling cap. for REFP (AF18 ball) have to be placed as close to BB as possible.

Note 12-2: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

Note 12-5: Please set unused IQ pins in NC

P/N: 12_BB_1
 S/N: A1
 MTK Confidential


Date: Friday, November 09, 2018 | Sheet 4 of 25



Schematic design notice of "13_BB_2" page.

Note 13-1: The enable pin of acoustic or optoelectronic devices (e.g. SPK AMP/Backlight/Charger OCP/OVP) suggest to use Peripheral_EN[0:5]


If use other GPIOs as enable pin, suggest to reserve 0201-NC to GND



Schematic design notice of "14_BB_3" page.


Note 14-1: R4001 please select 60.4 ohm (1%) resistor

Note 14-2: Please check eMCP LP3 and eMCP LP4/LP4 pin mux



Schematic design notice of "20_POWER_MT6357_Buck"

Note 20-1: C2040, please choose 0603 size



1. "Typical Cap" defined in design notice is the minimum cap. to LDO Cout.
 2. NC cap can move to application, if (PCB L<20mH, PCB R<0.2 ohm)
 => value and placement of Cap. please refer design notice
 Set cap. close to PMIC


Schematic design notice of "21_POWER_MT6357_LDO"

- Note 21-1: If these power trace can meet LDO layout constraint, these CAP can be NC or removed. Please refer to MT6357 design notice.
- Note 21-2: Output cap range please follow MT6357CRV LDO design notice
- Note 21-3: Ext Buck BOM option
- | | Ext. buck option | |
|-------|------------------|------------------|
| | w/ EXT VS2 Buck | w/o EXT VS2 Buck |
| C2104 | 10uF | 22uF |
| R2851 | 0-ohm , 0603 | NC |
| R2852 | NC | 0-ohm , 0603 |

Note 21-4: Please set SH2101 and SH2102 close to C2141, making star connection among VIO18_PMU, AVDD18_SOC, and EMI_VDD1 near to LDO cap. C2141

Please also refer to MT6357 design notice for further detail design information

Note 21-5: Please connect VS2_LDO1(F15) to VS1_PMU if voltage applied to VCAMD(E17) >= 1.3 V



Schematic design notice of "22_POWER_MT6357-IF"






- Note 22-1: Please implement 2520 & 2016 Size TMS PCB co-layout.
- Note 22-2: Please refer to MT6765_MT6357 Co-Clock Design Notice for co-layout guide
 1. Please Connect P1 and R1 ball first and then to GND
 2. Please Connect P2 and N2 ball first and then to GND
 3. Please connect DCXO GND to main GND by independent L1-2 GND via.; DO NOT connect it through L1 GND
- Note 22-3: Let floating if disable HOMEKEY function
- Note 22-4: Please follow MT6765_MT6357 Co-Clock Design Notice for Layout guide of VAUX18, then R8101 can use 0 ohm to replace BEAD.

Note 22-5: Please connect to battery connector


Route AVDD18_AUXADC, AUXADC_VIN, and AVSS18_AUXADC with 3mils width traces and well GND shielding

U8100.D
U/MT6357CRVA


MT6357



- AU_HPL and AU_HPR should be routed as single end signal, and be guarded by GND, up and down, left and right respectively
- The suggested layout pattern of AU_HPL/ AU_HPR/ AU_REFN is " GND AU_HPL AU_REFN AU_HPR GND"




Set cap. and shortpad close to PMIC



Set cap. close to PMIC


1. AVSS18_AUD is connected to GND in very short trace
2. AVSS18_AUD is connected to de-couple cap of AVDD18_AUD and AU_V18N with 6mil trace respectively

Charger




Close To Bat Connector
Care about thermal

BATTERY CONNECTOR




USB



- T6611 USB_DM [5.11]
- T6612 USB_DP [5.11]
- T6610 VBUS [9.11]
- T6609


Pedestal



LDO for VA12


1.2V LDO

Note: 28-1




Ext. Bulk for VS2

Note: 28-2



LDO for VCN33

Note: 28-3



Schematic design notice of "28_POWER_ThirdParty-Power"

Note 28-1: VA12 Layout placement please close to AP

Note 28-2: VS2 Buck Layout placement please close to PMIC MT6357

Note 28-3: VCN33 LDO Layout placement please close to MT6631

Note 28-4: 1.MT6691OOP/A Buck Layout Placement please close to LP4X/LP4
2.MT6691ZXP/A Buck Layout Placement please close to LP4X
3.If DRAM Application is LPDDR4 , MT6691ZXP/A NC




Note 28-5: U2810 LDO Layout Placement Please close to LPDDR4X/LPDDR4 VDD1 power ball




Note 28-6: For EML_VDD2_FB and EML_VDDQ_FB, please follow MMD rule












PRX/DRX1~8:LMB:600M~2.025G
 PRX/DRX9~12:MHB:1.805M~2.69G

Only PRX1-8 can be assigned to GSM HB


MT6177









DRX Antenna




Band 1/4




Band 2/3




Band 5




Band 7




Band 8/17




Band 20/28




Band 40/41



Band 42






Schematic design notice of "44_Memory_eMMC_LPDDR3"


- Note 44-1: Please refer to power supply related page select VDRAM_PMU output voltage properly for LPDDR3
- Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to GND
- Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.
- Note 44-4: VDD2 VDDQ VDDCA decoupling cap: closed to DRAM ball. For other cap for PMIC >10uF, at PMIC page; please also refer to MMD and layout guide for placement.
- Note 44-5: Please check MT6765, MT6762 and MT6761's capacitor value.

Project	C4422	C4423
MT6765	2.2uF	1uF
MT6762	2.2uF	1uF
MT6761	0.1uF	0.1uF


NANO_SIM1




NANO_SIM2



T_Card





Schematic design notice of "51_CONNECTIVITY_CONSYS_MT6631"

- Note 51-1: For R5015 size, please select 0402 size or larger one
- Note 51-2: Please refer to MT6765 Baseband design notice for VCXN33 LDO selection guide
- Note 51-3: If WiFi 5G not support, connect pin 34(WF_RF_5G) to GND
- Note 51-4: Pin 36 (AVDD28_FM) must be connected to VCXN28 even if FM not support

PMIC R5016/R5017 NC, R5003/R8005 0ohm
 TCXO R5016/R5017 0ohm, R5003/R8005 NC

Earphone Audio

Earphone EINT

{3,5,6,8,10,13,14,17,24}

V018_PMI

Close to IC

Close to audio jack

R6200 470k

R6208 47k

Earphone DL

[10] AU_HPL <>

[10] AU_REFN <>

[10] AU_HPR <>

Earphone UL

[19] FM_ANT_P <>

[10] AVSS28_AUD <>

[20] EAR_JACK_GND <>

[20] MIC_P <>

10mil

1uF 50v

L6202

120nH

FM_ANT_N19I

SH6204

R6513 100nF

SH6205

GND

Note: 62-3

R6201

4mil

10mil

GND

HPL

HPR

MIC

MIC

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND



GND

GND

GND

GND

GND




(#3.50mm 4 POLE PLUG DETAIL DRAWING)

Earphone Microphone

Close to PMIC

Close to audio jack




Connecting the GNDs together and then to main GND through signal via


Note 62-3:

	Earphone Jack @ Main board	Earphone Jack @ Sub board
R6513	0 ohm	100mF


Receiver





Microphone




AW8733 Speaker





Rear and Front Camera




3äµçÖ, Ê³µÆ



VIBRATOR




ÉÁ¹µÆ





REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:

KEYPAD




KEYPAD LED

Power Key




Debug



Hole



Debug



Hole






COMPANY: <Company Name>			
TITLE: <Title>			
DRAWN: <Drawn By>	DATED: <Drawn Date>	CODE: <Code>	
CHECKED: <Checked By>	DATED: <Checked Date>	SIZE: A1	DRAWING NO: <Drawing Number>
QUALITY CONTROL: <QC By>	DATED: <QC Date>	REV: <Revision>	
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	SHEET: 28 / 25

REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:

SPI Display

BackLight



COMPANY: <Company Name>			
TITLE: <Title>			
DRAWN: <Drawn By>	DATED: <Drawn Date>	CODE: <Code>	SIZE: A1
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: <Drawing Number>	
QUALITY CONTROL: <QC By>	DATED: <QC Date>	REV: <Revision>	
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	SHEET: 24 / 25